

General Description

The MAX6701-MAX6708 microprocessor (µP) supervisory circuits reduce the complexity and components required to monitor power-supply functions in µP systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX6701-MAX6708 family provides four functions: a reset output during power-up, power-down, and brownout conditions; an independent watchdog output that goes low if the watchdog input has not been toggled within 1.6s; a 0.62V threshold detector for power-fail warning; and an active-low manual reset input.

The MAX6701-MAX6708 family offers several pinout options to accommodate a variety of multivoltage microprocessor supervision applications.

The MAX6701(A)/MAX6702(A)/MAX6703(A) monitor three supply voltages (one fixed threshold and two adjustable) to drive a single reset output and include a manual reset input and a watchdog timer with an independent output. The MAX6704 monitors a single-supply voltage to drive complementary reset outputs and includes an independent adjustable power-fail-in/powerfail-out comparator, a manual reset input, and a resetbased watchdog timer. The MAX6705(A)/MAX6706(A)/ MAX6707(A) monitor a single-supply voltage to drive a single reset output and include an independent adjustable power-fail-in/power-fail-out comparator, a manual reset input, and a watchdog timer with an independent output. The MAX6708 is the same as the MAX6704 but without the watchdog timer function.

See the Detailed Description for differences between non-A and A versions.

Applications

Computers

Controllers

Intelligent Instruments

Automotive Systems

Critical µP Power Monitoring

White Goods

Networking

Telecommunications

Typical Operating Circuit and Selector Guide appear at end of data sheet.

Features

- ♦ Small 8-Pin SOT23 Package
- Precision Monitoring of +5.0V, +3.3V, +3.0V, +2.5V **Supply Voltages**
- ♦ 140ms Reset Timeout Delay
- Power-Fail Input with Independent Output; Monitor Inputs Down to 0.62V (MAX6704–MAX6708)
- ♦ Dual Adjustable Reset Input for Triple-Voltage Monitoring (MAX6701(A)/MAX6702(A)/MAX6703(A))
- ♦ 1.6s Watchdog Timeout Period (MAX6701(A)-MAX6707(A))
- **♦ Independent Watchdog Output** (MAX6701(A)/MAX6702(A)/MAX6703(A)/ MAX6705(À)/MAX6706(À)/MAX6707(A))
- ♦ Manual Reset Input
- **♦ Four Reset Output Stage Options** Active Low Push-Pull (MAX6701(A), MAX6705(A)) Active Low Open Drain (MAX6703(A), MAX6707(A)) Active High Push-Pull (MAX6702(A), MAX6706(A)) Dual Active Low/High Push-Pull (MAX6704, **MAX6708)**
- ♦ Guaranteed Reset Valid to Vcc = 1V
- ♦ Immune to Short Falling Vcc Transients
- **♦ Low Cost, Few External Components**


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6701_KA-T	-40°C to +125°C	8 SOT23-8
MAX6701A_KA-T	-40°C to +125°C	8 SOT23-8

Insert the desired suffix letter (from the Threshold Suffix Guide table) into the blank to complete the part number. All devices must be ordered in increments of 2500 pieces. Sample stock is typically held on standard versions only. Contact factory for availability.

Ordering Information continued at end of data sheet.

Pin Configurations



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{CC} 0.3V to +6.0V	Continuous Power Dissipation ($T_A = +70^{\circ}C$)
Open-Drain RESET, WDO, PFO0.3V to +6.0V	8-Pin SOT23 (derate 8.9mW/°C above +70°C)714mW
Push-Pull RESET, RESET, WDO, PFO0.3V to (VCC + 0.3V)	Operating Temperature Range40°C to +125°C
\overline{MR} , WDI, PFI, RST_IN1, RST_IN20.3V to (V_{CC} + 0.3V)	Junction Temperature+150°C
Input Current (V _{CC})20mA	Storage Temperature Range65°C to +150°C
Output Current (RESET, RESET, PFO, WDO)20mA	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.25V \text{ to } +5.5V \text{ for L/M versions}, V_{CC} = +2.55V \text{ to } +3.6V \text{ for the T/S/R versions}, V_{CC} = +2.1V \text{ to } +2.75V \text{ for the Z/Y versions}.$ $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
Operating Voltage Range	Voc	$T_A = 0$ °C to +125°C		1.0		5.5	· V
Operating voitage hange	Vcc	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$				5.5	\ \ \ \ \ \
		V _{CC} < 5.5V, no load			12	25	
Supply Current MR Unconnected	Icc	V _{CC} < 3.6V, no load			9	20	μΑ
Will to diconnected		V _{CC} < 3.6V, no load (MAX	(6708 only)		6	20	
		MAX670_L/MAX670_AL	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.50	4.63	4.75	
		WAX670_L/WAX670_AL	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	4.47		4.78	
		MAX670_M/MAX670_AM	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.25	4.38	4.50	
		IVIAX070_IVI/IVIAX070_AIVI	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	4.22		4.53	
		MAX670_T/MAX670_AT	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	3.00	3.08	3.15	
		WAX670_1/WAX670_A1	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.97		3.17	
V _{CC} Reset Threshold	.,	MAX670_S/MAX670_AS	$T_A = -40$ °C to $+85$ °C	2.85	2.93	3.00	1
(V _{CC} falling)	Vтн		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	2.83		3.02	V
		MAX670_R/MAX670_AR	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.55	2.63	2.70	- - - - -
			$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	2.53		2.72	
		MAX670_Z/MAX670_AZ	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.25	2.32	2.38	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	2.24		2.40	
			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	2.12	2.19	2.25	
		MAX670_Y/MAX670_AY	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	2.11		2.27	
Reset Threshold Temperature Coefficient	ΔV _{TH}				60		ppm/°C
V _{CC} to Reset Output Delay		V _{CC} falling at 10mV/µs			12		μs
D . T D			$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	140	200	280	
Reset Timeout Period	t _{RP}		$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	120		300	ms
V _{CC} Falling to WDO Delay		MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/ MAX6706(A)/MAX6707(A)			5	_	μs
PFI, RST_IN1, RST_IN2		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	602	618	634	mV
Threshold		$V_{CC} = 1.8V \text{ to } 5.5V$	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$	593		642	
PFI Hysteresis			<u>'</u>				mV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.25 \text{V to } +5.5 \text{V for L/M versions}, V_{CC} = +2.55 \text{V to } +3.6 \text{V for the T/S/R versions}, V_{CC} = +2.1 \text{V to } +2.75 \text{V for the Z/Y versions}.$ T_A = -40°C to +125°C, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS			
PFI, RST_IN1, RST_IN2		(Note 2)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-50		+50	n ^			
Leakage Current		(Note 2)	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-200		+200	· nA			
PFI to PFO Delay	tpF				1		μs			
MR Input Voltage	VIL					.3 x V _{CC}	V			
with input voitage	VIH			0.7 x V _C ()		ı v			
MR Minimum Input Pulse				1			μs			
MR Glitch Rejection					100		ns			
MR to Reset Delay	t _{MD}				200		ns			
V _{CC} Rising to WDO Delay		MAX6701(A)/MAX6702 MAX6705(A)/MAX6706	` '		100		ns			
MR Pullup Resistance				25	50	75	kΩ			
Watah dag Timo ayat Dayia d	A	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		1.12	1.6	2.4				
Watchdog Timeout Period	twD	$T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		0.96		2.52	S			
WDI Pulse Width	twDI	(Note 2)		50			ns			
WDI Input Voltage	VIL				0	.3 x V _C C	V			
WDI Input Voltage	VIH			0.7 x V _C ()		V			
WDI Input Current	I _{WDI}	WDI = 0V or V _{CC}		-1		+1	μΑ			
		$V_{CC} \ge 1.0V$, $I_{SINK} = 50\mu$ $(T_A = 0^{\circ}C \text{ to } +125^{\circ}C)$			0.3					
RESET, WDO Output Low (Push-Pull or Open Drain)	VoL	V _{CC} ≥ 1.2V, I _{SINK} = 100			0.3	V				
(Fusii-Fuii of Operi Diairi)		V _{CC} ≥ 2.55V, I _{SINK} = 1.2			0.3					
		V _{CC} ≥ 4.25V, I _{SINK} = 3.2	2mA, output asserted			0.4				
550.0		V _{CC} ≥ 1.80V, I _{SINK} = 20	V _{CC} ≥ 1.80V, I _{SINK} = 200µA, output asserted			0.3				
PFO Output Low (Push-Pull or Open Drain)	VoL	V _{CC} ≥ 2.55V, I _{SINK} = 1.2			0.3	V				
(Fusii-Fuii oi Opeli Dialii)		V _{CC} ≥ 4.25V, I _{SINK} = 3.2			0.4					
RESET, WDO, PFO Output	V/	VCC ≥ 2.7V, ISOURCE = \$	500μA, output not asserted	0.8 x V _{CC}			.,			
High (Push-Pull Only)	Vон	V _{CC} ≥ 4.75V, I _{SOURCE} =	800µA, output not asserted	0.8 x V _C ()		V			
RESET, WDO, PFO Output Open-Drain Leakage Current	ILKG	V _{CC} > V _{TH} , output not a	asserted			1.0	μА			
RESET Output High (Push-Pull Only)	Voн	$V_{CC} \ge 1.0V$, $I_{SOURCE} = 1\mu A$, reset asserted $(T_A = 0^{\circ}C \text{ to } + 125^{\circ}C)$ $0.8 \times V_C$								
		V _{CC} ≥ 1.2V, I _{SOURCE} =	0.8 x V _C (V				
		VCC ≥ 2.55V, ISOURCE :	0.8 x V _C (]				
		V _{CC} ≥ 4.25V, I _{SOURCE} :	= 800µA, reset asserted	0.8 x V _C ()					
RESET Output Low	\/a:	V _{CC} ≥ 2.7V, I _{SINK} = 1.2	mA, reset not asserted			0.3	V			
(Push-Pull Only)	VoL				0.4]				


Note 1: Over-temperature limits are guaranteed by design and not production tested. Devices are tested at TA = +25°C.


Note 2: Guaranteed by design. Not production tested.





Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$




















Pin Description

	PI	N			
MAX6701(A) MAX6702(A) MAX6703(A)	MAX6704	MAX6705(A) MAX6706(A) MAX6707(A)	MAX6708	NAME	FUNCTION
1	1	1	1	MR	Active-Low, Manual Reset Input, Internal $50k\Omega$ Pullup to V_{CC} . Pull low to force a reset. Reset remains active as long as $\overline{\text{MR}}$ is low and the reset timeout period after $\overline{\text{MR}}$ goes high. Leave unconnected or connect to V_{CC} if unused. $\overline{\text{WDO}}$ deasserts when $\overline{\text{MR}}$ is low (MAX6701(A)/MAX6702(A)/MAX6703(A)/ MAX6705(A)/ MAX6706(A)/MAX6707(A) only).
2	2	2	2	V _C C	Supply Voltage for MAX6701–MAX6708 and Input for Primary Reset Threshold Monitor. Push-pull outputs are powered by VCC.
3	3	3	3	GND	Ground
_	4	4	4	PFI	Power-Fail Voltage Monitor Input. High-impedance input for internal power-fail comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; 0.62V (typ) threshold. Connect to GND or V _{CC} when not used.
_	5	5	5	PFO	Power-Fail Monitor Output. Open drain or push-pull active low. PFO goes low when PFI is less than 0.62V.
6	6	6		WDI	Watchdog Input. If WDI remains high or low for longer than the watchdog timeout period, the internal watchdog timer runs out and WDO is asserted. WDO is asserted low after each watchdog overflow and remains low until the watchdog timer is cleared (the reset output is not affected). The internal watchdog timer clears whenever a V _{CC} /RST_IN1/RST_IN2 reset is asserted, the manual reset is asserted, or WDI sees a rising or falling edge. The watchdog timer remains cleared until the reset output is deasserted. On the MAX6704, RESET pulse asserts for the reset timeout period after each watchdog timeout overflow. The watchdog timer cannot be disabled.
_	_	_	6	N.C.	No Connection. Not internally connected.
7	7	7	7	RESET	Active-Low Reset Output (Open Drain or Push-Pull). RESET changes from high to low when the V _{CC} input drops below the selected reset threshold (or RST_IN1/ RST_IN2 for the MAX6701(A)/MAX6702(A)/MAX6703(A), MR is pulled low, or the watchdog triggers a reset (MAX6704 only). RESET remains low for the reset timeout period after the reset conditions are terminated.

Pin Description (continued)

	PI	N			
MAX6701(A) MAX6702(A) MAX6703(A)	MAX6704	MAX6705(A) MAX6706(A) MAX6707(A)	MAX6708	NAME	FUNCTION
8	_	8	_	WDO	Active-Low Watchdog Output (Open Drain or Push-Pull). WDO is asserted whenever the watchdog times out and V _{CC} or the reset inputs are below their respective thresholds. WDO deasserts after a valid WDI transition without a reset timeout period. In the A versions, WDO deasserts without a timeout delay when V _{CC} , RST_IN1, and RST_IN2 rises above its threshold. Pull MR low to assert WDO (MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/MAX6707 only). Pull MR low to deassert WDO (MAX6701(A)/MAX6702(A)/MAX6705(A)/MAX6706(A)MAX6707(A) only).
7*	8	7*	8	RESET	Active-High Reset Output (Push-Pull). RESET changes from low to high when the V _{CC} input drops below the selected reset threshold (or RST_IN1/RST_IN2 for MAX6701(A)/MAX6702(A)/MAX6703(A), MR is pulled low, or the watchdog triggers a reset (MAX6704 only). RESET remains high for the reset timeout period after the reset conditions are terminated.
4	_	_	_	RST_IN1	Input for User-Adjustable V _{CC2} Monitor. High-impedance input for second internal reset comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; 0.62V (typ) threshold. Connect to V _{CC} when not used. Reset is asserted when either V _{CC} , RST_IN1, or RST_IN2 are below threshold.
5	_	_	_	RST_IN2	Input for User-Adjustable V _{CC3} Monitor. High-impedance input for third internal reset comparator. Connect this pin to an external resistive-divider network to set the reset threshold voltage; 0.62V (typ) threshold. Connect to V _{CC} when not used. Reset is asserted when either V _{CC} , RST_IN1, or RST_IN2 are below threshold.

^{*}RESET active-high for the MAX6702(A)/MAX6706(A).

_Detailed Description

Figures 1, 2, and 3 are functional diagrams for the MAX6705(A)/MAX6706(A)/MAX6707(A), MAX6704/MAX6708, and MAX6701(A)/MAX6702(A)/MAX6703(A), respectively.

Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. The MAX6701–MAX6708 assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once V_{CC} reaches 1V, RESET is a guaranteed logic low of 0.4V or less. As V_{CC} rises, RESET

stays low. After V_{CC}, RST_IN1, or RST_IN2 rise above the reset threshold, an internal timer holds $\overline{\text{RESET}}$ low for about 200ms. $\overline{\text{RESET}}$ pulses low whenever V_{CC} dips below the reset threshold, including brownout conditions. If a brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 140ms. On power-down, once V_{CC} falls below the reset threshold, $\overline{\text{RESET}}$ stays low and is guaranteed to be 0.4V or less, until V_{CC} drops below 1V.

The MAX6702(A)/MAX6704/MAX6706(A)/MAX6708 active-high RESET output is the complement of the RESET output, and is guaranteed to be valid with V_{CC} down to 1V.




Figure 1. MAX6705(A)/MAX6706(A)/MAX6707(A) Functional Diagram




Figure 2. MAX6704/MAX6708 Functional Diagram




Figure 3. MAX6701(A)/MAX6702(A)/MAX6703(A) Functional Diagram




Figure 4. MAX6705/MAX6706/MAX6707 RESET, MR, WDO, and WDI Timing

Standard- vs. A-Version Comparison

The MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/MAX6707s' WDO latches low when one of the following events occurs:

- The watchdog timer times out (1.6s, typ).
- VCC, RST_IN1, or RST_IN2 is below its reset threshold.
- MR is pulled low.
- WDO only deasserts with a valid WDI transition.

TheMAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/MAX6706(A)/MAX6707(A)s' WDO asserts when either VCC, RST_IN1, or RST_IN2 is below its reset threshold. WDO deasserts without a timeout delay when the undervoltage situation has expired. WDO is latched low when the watchdog timer elapses without seeing a WDI transition. WDO deasserts with a valid WDI transition OR by pulling MR low.

See Figures 4 and 5 for standard-version timing. See Figures 6 and 7 for A-version timing.

Watchdog Timer

The MAX6701–MAX6707 watchdog circuit monitors the μ P's activity. If the μ P does not toggle the WDI within 1.6s, WDO goes low. When RESET is asserted, the watchdog timer stays cleared and does not count. As soon as reset is released, the timer starts counting. WDO deasserts after a valid transition is detected at WDI. Pulses as short as 50ns can be detected.

Typically, \overline{WDO} is connected to the NMI input of a μP . When V_{CC}, RST_IN1, or RST_IN2 drop below the reset




Figure 5. MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/ MAX6707 Watchdog

threshold, WDO goes low whether or not the watchdog timer has timed out. Normally this would trigger an NMI, but RESET goes low simultaneously, and thus overrides the NMI.

The MAX6704 watchdog circuit does not have an independent watchdog output (\overline{WDO}). If the μP does not toggle the watchdog input within 1.6s, the MAX6704 asserts a reset output pulse for the reset timeout period.

Manual Reset

The manual reset input (\overline{MR}) allows reset to be triggered by a pushbutton switch. The switch is effectively debounced by the reset pulse width. \overline{MR} is CMOS logic compatible, so it can be driven by an external logic line. \overline{MR} can be used to force a watchdog timeout to generate a reset pulse in the MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/MAX6706(A)/MAX6707(A) by connecting \overline{WDO} to \overline{MR} .

Power-Fail Comparator

The uncommitted power-fail comparator can be used for various purposes because its noninverting input and output are externally available. The inverting input is internally connected to a 0.62V reference. To build an early warning circuit for power failure, connect the PFI pin to a voltage-divider (see *Typical Operating Circuit*). Choose the voltage-divider ratio so that the voltage at PFI falls below 0.62V just before the regulator drops out. Use $\overline{\text{PFO}}$ to interrupt the μP so it can prepare for an orderly power-down. The low-input current at this pin allows for large resistor values in the divider.




Figure 6. MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/ MAX6706(A)/MAX6707(A) RESET, MR, and WDO Timing with WDI Three-Stated




Figure 7. MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/ MAX6706(A)/MAX6707(A) Watchdog Timing

Monitoring Other System Voltages

Other systems can be monitored by connecting a voltage-divider to PFI and adjusting the ratio appropriately. In noisy systems, a capacitor between PFI and GND reduces the power-fail circuit's sensitivity to high-frequency noise on the line being monitored. Reset can be asserted on other voltages in addition to the V_{CC} supply line. Connect PFO to MR to initiate a reset output pulse when PFI drops below 0.62V. Figure 10 shows the MAX6704–MAX6708 configured to assert a reset output when the secondary supply falls below the reset threshold.

Generating a Reset from Watchdog Overflow

Connect WDO to MR to force a watchdog timeout to generate a reset pulse for only the reset timeout period on the MAX6701(A)/MAX6702(A)/MAX6703(A)/MAX6705(A)/MAX6706(A)/MAX6707(A). When the MAX6704 watchdog times out, reset outputs are automatically asserted (no external connections required). For the MAX6701/MAX6702/MAX6703/MAX6705/MAX6706/MAX6707 non-A versions, do not connect WDO to MR; this creates a locked condition.

Reset Input

The MAX6701(A)/MAX6702(A)/MAX6703(A) include two adjustable reset inputs for monitoring up to a total of three system voltages (including $V_{\rm CC}$). The thresholds for the monitored RST_IN supplies are externally set with resistor-divider networks (Figure 8). The reset output is asserted if any of the monitored supplies ($V_{\rm CC}$, RST_IN1, or RST_IN2) go below its specified threshold and remains asserted for the reset timeout period after all supplies are above their thresholds.

_Applications Information

Ensuring a Valid RESET Output Down to VCC = 0

When VCC falls below 1V, the MAX6701–MAX6708 RESET output no longer sinks current—it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left undriven. If a pull-down resistor is added to the RESET pin as shown in Figure 9, any stray charge or leakage currents are drained to ground, holding RESET low. A resistor value (R1) is not critical; $100\text{k}\Omega$ is large enough not to load RESET and small enough to pull RESET to ground. This application works for push-pull output only (not for open-drain resets).




Figure 8. Calculating Adjustable Voltage Thresholds




Figure 9. RESET Valid to Ground Circuit




Figure 10. Monitoring Other System Voltages

Selector Guide

PART	RESET PP LOW	RESET PP HIGH	RESET OD-LOW	WDI	WDO	PFI, PFO	RST_IN1, RST_IN2
MAX6701	~	_	_	~	✓ PP	_	~
MAX6701A*	~	_	_	~	✓ PP	_	~
MAX6702	_	~	_	~	✓ PP	_	~
MAX6702A*	_	~	_	~	✓ PP	_	~
MAX6703	_	_	~	~	✓ OD	_	~
MAX6703A*	_	_	~	~	✓ OD	_	~
MAX6704	~	~	_	~	_	✓ PP	_
MAX6705	~	_	_	~	✓ PP	✓ PP	_
MAX6705A*	~	_	_	~	✓ PP	✓ PP	_
MAX6706	_	~	_	~	✓ PP	✓ PP	_
MAX6706A*	_	~	_	~	✓ PP	✓ PP	_
MAX6707	_	_	~	~	✓ OD	✓ OD	
MAX6707A*	_	_	~	~	✓ OD	✓ OD	_
MAX6708	~	~	_			✓ PP	

PP = push-pull, OD = open drain.


Threshold Suffix Guide

SUFFIX	RESET THRESHOLD (V)
L	4.63
M	4.38
Т	3.08
S	2.93
R	2.63
Z	2.32
Υ	2.19


Bold indicates standard version.

^{*}WDO deasserts when MR is pulled low. See the Standard- vs. A-Version Comparison section for the differences on WDO.

Pin Configurations (continued)



Typical Operating Circuit



_Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
MAX6702 _ KA-T	-40°C to +125°C	8 SOT23-8
MAX6702A_ KA-T	-40°C to +125°C	8 SOT23-8
MAX6703 _ KA-T	-40°C to +125°C	8 SOT23-8
MAX6703A_ KA-T	-40°C to +125°C	8 SOT23-8
MAX6704 _KA-T	-40°C to +125°C	8 SOT23-8
MAX6705 _KA-T	-40°C to +125°C	8 SOT23-8
MAX6705A_KA-T	-40°C to +125°C	8 SOT23-8
MAX6706 _KA-T	-40°C to +125°C	8 SOT23-8
MAX6706A_KA-T	-40°C to +125°C	8 SOT23-8
MAX6707 _KA-T	-40°C to +125°C	8 SOT23-8
MAX6707A_KA-T	-40°C to +125°C	8 SOT23-8
MAX6708 _KA-T	-40°C to +125°C	8 SOT23-8


Insert the desired suffix letter (from the Threshold Suffix Guide table) into the blank to complete the part number. All devices must be ordered in increments of 2500 pieces. Sample stock is typically held on standard versions only. Contact factory for availability.

_Chip Information

TRANSISTOR COUNT: 716
PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.