

# DRAM

## MT4LC8M8P4, MT4LC8M8C2

For the latest data sheet, please refer to the Micron Web site: [www.micronsemi.com/mti/msp/html/datasheet.html](http://www.micronsemi.com/mti/msp/html/datasheet.html)

### FEATURES

- Single +3.3V  $\pm 0.3V$  power supply
- Industry-standard x8 pinout, timing, functions, and packages
- 12 row, 11 column addresses (C2) or 13 row, 10 column addresses (P4)
- High-performance CMOS silicon-gate process
- All inputs, outputs and clocks are LVTTTL-compatible
- Extended Data-Out (EDO) PAGE MODE access
- 4,096-cycle CAS#-BEFORE-RAS# (CBR) REFRESH distributed across 64ms
- Optional self refresh (S) for low-power data retention

### OPTIONS

- Refresh Addressing
  - 4,096 (4K) rows
  - 8,192 (8K) rows
- Plastic Packages
  - 32-pin SOJ (400 mil)
  - 32-pin TSOP (400 mil)
- Timing
  - 50ns access
  - 60ns access
- Refresh Rates
  - Standard Refresh (64ms period)
  - Self Refresh (128ms period)

### MARKING

C2  
P4

DJ  
TG

None  
S\*

**NOTE:** 1. The 8 Meg x 8 EDO DRAM base number differentiates the offerings in one place—MT4LC8M8C2. The fifth field distinguishes the address offerings: C2 designates 4K addresses and P4 designates 8K addresses.  
2. The “#” symbol indicates signal is active LOW.

\*Contact factory for availability


Part Number Example:  
**MT4LC8M8C2DJ-5**

### KEY TIMING PARAMETERS


| SPEED | t <sub>RC</sub> | t <sub>RAC</sub> | t <sub>PC</sub> | t <sub>AA</sub> | t <sub>CAC</sub> | t <sub>CAS</sub> |
|-------|-----------------|------------------|-----------------|-----------------|------------------|------------------|
| -5    | 84ns            | 50ns             | 20ns            | 25ns            | 13ns             | 8ns              |
| -6    | 104ns           | 60ns             | 25ns            | 30ns            | 15ns             | 10ns             |

### PIN ASSIGNMENT (Top View)

#### 32-Pin SOJ



#### 32-Pin TSOP



\*\*NC on C2 version and A12 on P4 version

### 8 MEG x 8 EDO DRAM PART NUMBERS


| PART NUMBER      | REFRESH ADDRESSING | PACKAGE | REFRESH  |
|------------------|--------------------|---------|----------|
| MT4LC8M8C2DJ-x   | 4K                 | SOJ     | Standard |
| MT4LC8M8C2DJ-x S | 4K                 | SOJ     | Self     |
| MT4LC8M8C2TG-x   | 4K                 | TSOP    | Standard |
| MT4LC8M8C2TG-x S | 4K                 | TSOP    | Self     |
| MT4LC8M8P4DJ-x   | 8K                 | SOJ     | Standard |
| MT4LC8M8P4DJ-x S | 8K                 | SOJ     | Self     |
| MT4LC8M8P4TG-x   | 8K                 | TSOP    | Standard |
| MT4LC8M8P4TG-x S | 8K                 | TSOP    | Self     |

x = speed


### GENERAL DESCRIPTION

The 8 Meg x 8 DRAM is a high-speed CMOS, dynamic random-access memory devices containing 67,108,864 bits and designed to operate from 3V to 3.6V. The MT4LC8M8C2 and MT4LC8M8P4 are functionally organized as 8,388,608 locations containing eight bits each. The 8,388,608 memory locations are arranged in 4,096 rows by 2,048 columns on the C2 version and 8,192 rows by 1,024 columns on the P4 version. During READ or WRITE cycles, each location is

### FUNCTIONAL BLOCK DIAGRAM MT4LC8M8P4 (13 row addresses)



### FUNCTIONAL BLOCK DIAGRAM MT4LC8M8C2 (12 row addresses)



## GENERAL DESCRIPTION (continued)

uniquely addressed via the address bits. First, the row address is latched by the RAS# signal, then the column address is latched by CAS#. Both devices provide EDO-PAGE-MODE operation, allowing for fast successive data operations (READ, WRITE, or READ-MODIFY-WRITE) within a given row.

The 8 Meg x 8 DRAM must be refreshed periodically in order to retain stored data.


## DRAM ACCESS

Each location in the DRAM is uniquely addressable, as mentioned in the General Description. The data for each location is accessed via the eight I/O pins (DQ0-DQ7). A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. An EARLY WRITE occurs when WE# is taken LOW prior to CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE# falls after CAS# is taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z, regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no write will occur, and the data outputs will drive read data from the accessed location.

## EDO PAGE MODE

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. If CAS# went HIGH and OE# was LOW (active), the output buffers would be disabled. The 8 Meg x 8 DRAM offers an accelerated page mode cycle by eliminating output disable from CAS# HIGH. This option is called EDO, and it allows CAS# precharge time ( $t_{CP}$ ) to occur without the output data going invalid (see READ and EDO-PAGE-MODE READ waveforms in the noted appendix).

EDO operates like any DRAM READ or FAST-PAGE-MODE READ, except data is held valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW and WE# is held HIGH. OE# can be brought LOW or HIGH while CAS# and RAS# are LOW, and the DQs will transition between valid data and High-Z. Using OE#, there are two methods to disable the outputs and keep them disabled during the CAS# HIGH time. The first method is to have OE# HIGH when CAS# transitions HIGH and keep OE# HIGH for  $t_{OEHC}$  thereafter. This will disable the DQs, and they will remain disabled (regardless of the state of OE# after that point) until CAS# falls again. The second method is to have OE# LOW when CAS# transitions HIGH and then bring OE# HIGH for a minimum of  $t_{OEP}$  anytime during the CAS# HIGH period. This will disable the DQs, and they will remain disabled (regardless of the state of OE# after that point) until CAS# falls again (see Figure 1). During



**Figure 1**  
**OE# CONTROL of DQs**

## EDO PAGE MODE (continued)

other cycles, the outputs are disabled at  $t_{\text{OFF}}$  time after RAS# and CAS# are HIGH or at  $t_{\text{WHZ}}$  after WE# transitions LOW. The  $t_{\text{OFF}}$  time is referenced from the rising edge of RAS# or CAS#, whichever occurs last. WE# can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

EDO-PAGE-MODE operations are always initiated with a row address strobed in by the RAS# signal, followed by a column address strobed in by CAS#, just like for single location accesses. However, subsequent column locations within the row may then be accessed at the page mode cycle time. This is accomplished by cycling CAS# while holding RAS# LOW and entering new column addresses with each CAS# cycle. Returning RAS# HIGH terminates the EDO-PAGE-MODE operation.


## DRAM REFRESH

The supply voltage must be maintained at the specified levels, and the refresh requirements must be met in order to retain stored data in the DRAM. The refresh requirements are met by refreshing all 8,192 rows (P4) or all 4,096 rows (C2) in the DRAM array at least once every 64ms. The recommended procedure is to execute 4,096 CBR REFRESH cycles, either uniformly spaced or grouped in bursts, every 64ms. The MT4LC8M8P4 internally refreshes two rows for every CBR cycle, whereas the MT4LC8M8C2 refreshes one row for every CBR cycle. So with either device, executing 4,096 CBR cycles

covers all rows. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS# addressing. Alternatively, RAS#-ONLY REFRESH capability is inherently provided. However, with this method, some compatibility issues may become apparent. For example, both C2 and P4 versions require 4,096 CBR REFRESH cycles, yet each requires a different number of RAS#-ONLY REFRESH cycles (C2 = 4,096 and P4 = 8,192). JEDEC strongly recommends the use of CBR REFRESH for this device.

An optional self refresh mode is also available on the "S" version. The self refresh feature is initiated by performing a CBR REFRESH cycle and holding RAS# LOW for the specified  $t_{\text{RASS}}$ . The "S" option allows for an extended period of 128ms, or  $31.25\mu\text{s}$  per row for a 4K refresh and  $15.625\mu\text{s}$  per row for an 8K refresh, when using a distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or battery backup mode.

The self refresh mode is terminated by driving RAS# HIGH for a minimum time of  $t_{\text{RPS}}$ . This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting self refresh. However, if the DRAM controller utilizes a RAS#-ONLY or burst CBR refresh sequence, all 1,024 rows must be refreshed using a minimum  $t_{\text{RC}}$  refresh rate prior to resuming normal operation.



**Figure 2**  
**WE# CONTROL of DQs**

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on V<sub>CC</sub> Relative to V<sub>SS</sub> ..... -1V to +4.6V  
Voltage on NC, Inputs or I/O Pins

Relative to V<sub>SS</sub> ..... -1V to +4.6V  
Operating Temperature, T<sub>A</sub> (ambient) ... 0°C to +70°C  
Storage Temperature (plastic) ..... -55°C to +150°C  
Power Dissipation ..... 1W

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Note: 1) (V<sub>CC</sub> = +3.3V ±0.3V)

| PARAMETER/CONDITION                                                                                                                               | SYMBOL          | MIN  | MAX                   | UNITS | NOTES |
|---------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|------|-----------------------|-------|-------|
| SUPPLY VOLTAGE                                                                                                                                    | V <sub>CC</sub> | 3    | 3.6                   | V     |       |
| INPUT HIGH VOLTAGE:<br>Valid Logic 1; All inputs, I/Os and any NC                                                                                 | V <sub>IH</sub> | 2    | V <sub>CC</sub> + 0.3 | V     | 26    |
| INPUT LOW VOLTAGE:<br>Valid Logic 0; All inputs, I/Os and any NC                                                                                  | V <sub>IL</sub> | -0.3 | 0.8                   | V     | 26    |
| INPUT LEAKAGE CURRENT:<br>Any input at V <sub>IN</sub> (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> + 0.3V);<br>All other pins not under test = 0V     | I <sub>I</sub>  | -2   | 2                     | μA    | 27    |
| OUTPUT HIGH VOLTAGE:<br>I <sub>OUT</sub> = -2mA                                                                                                   | V <sub>OH</sub> | 2.4  | –                     | V     |       |
| OUTPUT LOW VOLTAGE:<br>I <sub>OUT</sub> = 2mA                                                                                                     | V <sub>OL</sub> | –    | 0.4                   | V     |       |
| OUTPUT LEAKAGE CURRENT:<br>Any output at V <sub>OUT</sub> (0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> + 0.3V);<br>DQ is disabled and in High-Z state | I <sub>OZ</sub> | -5   | 5                     | μA    |       |

## ICC OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 2, 3, 5, 6) ( $V_{CC} = +3.3V \pm 0.3V$ )

| PARAMETER/CONDITION                                                                                                                                                                                                                                            | SYMBOL           | SPEED    | 4K<br>REFRESH | 8K<br>REFRESH | UNITS   | NOTES |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|----------|---------------|---------------|---------|-------|
| STANDBY CURRENT: TTL<br>(RAS# = CAS# = $V_{IH}$ )                                                                                                                                                                                                              | I <sub>CC1</sub> | ALL      | 1             | 1             | mA      |       |
| STANDBY CURRENT: CMOS<br>(RAS# = CAS# $\geq V_{CC} - 0.2V$ ; DQs may be left open;<br>other inputs: $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ )                                                                                                        | I <sub>CC2</sub> | ALL      | 500           | 500           | $\mu A$ |       |
| OPERATING CURRENT: Random READ/WRITE<br>Average power supply current<br>(RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [MIN]$ )                                                                                                                                | I <sub>CC3</sub> | -5<br>-6 | 175<br>165    | 135<br>125    | mA      | 25    |
| OPERATING CURRENT: EDO PAGE MODE<br>Average power supply current<br>(RAS# = $V_{IL}$ , CAS#, address cycling: $t_{PC} = t_{PC} [MIN]$ )                                                                                                                        | I <sub>CC4</sub> | -5<br>-6 | 155<br>125    | 155<br>125    | mA      | 25    |
| REFRESH CURRENT: RAS#-ONLY<br>Average power supply current<br>(RAS# cycling, CAS# = $V_{IH}$ : $t_{RC} = t_{RC} [MIN]$ )                                                                                                                                       | I <sub>CC5</sub> | -5<br>-6 | 175<br>165    | 135<br>125    | mA      | 22    |
| REFRESH CURRENT: CBR<br>Average power supply current<br>(RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [MIN]$ )                                                                                                                                                | I <sub>CC6</sub> | -5<br>-6 | 165<br>155    | 165<br>155    | mA      | 4, 7  |
| REFRESH CURRENT: Extended ("S" version only)<br>Average power supply current: CAS# = 0.2V or CBR<br>cycling; RAS# = $t_{RAS} (MIN)$ ; WE# = $V_{CC} - 0.2V$ ; A0-A11,<br>OE# and D <sub>IN</sub> = $V_{CC} - 0.2V$ or 0.2V (D <sub>IN</sub> may be left open)  | I <sub>CC7</sub> | ALL      | 400           | 400           | $\mu A$ | 4, 7  |
| REFRESH CURRENT: Self ("S" version only)<br>Average power supply current: CBR with<br>RAS# $\geq t_{RASS} (MIN)$ and CAS# held LOW; WE# =<br>$V_{CC} - 0.2V$ ; A0-A11, OE# and D <sub>IN</sub> = $V_{CC} - 0.2V$ or 0.2V<br>(D <sub>IN</sub> may be left open) | I <sub>CC8</sub> | ALL      | 350           | 400           | $\mu A$ | 4, 7  |

## CAPACITANCE

(Note: 2)

| PARAMETER                               | SYMBOL          | MAX | UNITS |
|-----------------------------------------|-----------------|-----|-------|
| Input Capacitance: Address pins         | C <sub>I1</sub> | 5   | pF    |
| Input Capacitance: RAS#, CAS#, WE#, OE# | C <sub>I2</sub> | 7   | pF    |
| Input/Output Capacitance: DQ            | C <sub>IO</sub> | 7   | pF    |

## AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) (V<sub>CC</sub> = +3.3V ±0.3V)

| AC CHARACTERISTICS                                    |                   | -5  |        | -6  |        | UNITS | NOTES  |
|-------------------------------------------------------|-------------------|-----|--------|-----|--------|-------|--------|
| PARAMETER                                             | SYMBOL            | MIN | MAX    | MIN | MAX    |       |        |
| Access time from column address                       | t <sub>AA</sub>   |     | 25     |     | 30     | ns    |        |
| Column-address setup to CAS# precharge                | t <sub>ACH</sub>  | 12  |        | 15  |        | ns    |        |
| Column-address hold time (referenced to RAS#)         | t <sub>AR</sub>   | 38  |        | 45  |        | ns    |        |
| Column-address setup time                             | t <sub>ASC</sub>  | 0   |        | 0   |        | ns    |        |
| Row-address setup time                                | t <sub>ASR</sub>  | 0   |        | 0   |        | ns    |        |
| Column address to WE# delay time                      | t <sub>AWD</sub>  | 42  |        | 49  |        | ns    | 18     |
| Access time from CAS#                                 | t <sub>CAC</sub>  |     | 13     |     | 15     | ns    |        |
| Column-address hold time                              | t <sub>CAH</sub>  | 8   |        | 10  |        | ns    |        |
| CAS# pulse width                                      | t <sub>CAS</sub>  | 8   | 10,000 | 10  | 10,000 | ns    |        |
| CAS# LOW to "Don't Care" during Self Refresh          | t <sub>CHD</sub>  | 15  |        | 15  |        | ns    |        |
| CAS# hold time (CBR Refresh)                          | t <sub>CHR</sub>  | 8   |        | 10  |        | ns    | 4      |
| CAS# to output in Low-Z                               | t <sub>CLZ</sub>  | 0   |        | 0   |        | ns    |        |
| Data output hold after CAS# LOW                       | t <sub>COH</sub>  | 3   |        | 3   |        | ns    |        |
| CAS# precharge time                                   | t <sub>CP</sub>   | 8   |        | 10  |        | ns    | 13     |
| Access time from CAS# precharge                       | t <sub>CPA</sub>  |     | 28     |     | 35     | ns    |        |
| CAS# to RAS# precharge time                           | t <sub>CRP</sub>  | 5   |        | 5   |        | ns    |        |
| CAS# hold time                                        | t <sub>CSH</sub>  | 38  |        | 45  |        | ns    |        |
| CAS# setup time (CBR Refresh)                         | t <sub>CSR</sub>  | 5   |        | 5   |        | ns    | 4      |
| CAS# to WE# delay time                                | t <sub>CWD</sub>  | 28  |        | 35  |        | ns    | 18     |
| Write command to CAS# lead time                       | t <sub>CWL</sub>  | 8   |        | 10  |        | ns    |        |
| Data-in hold time                                     | t <sub>DH</sub>   | 8   |        | 10  |        | ns    | 19     |
| Data-in setup time                                    | t <sub>DS</sub>   | 0   |        | 0   |        | ns    | 19     |
| Output disable                                        | t <sub>OD</sub>   | 0   | 12     | 0   | 15     | ns    | 23, 24 |
| Output enable time                                    | t <sub>OE</sub>   |     | 12     |     | 15     | ns    | 20     |
| OE# hold time from WE# during READ-MODIFY-WRITE cycle | t <sub>OEH</sub>  | 8   |        | 10  |        | ns    | 24     |
| OE# HIGH hold time from CAS# HIGH                     | t <sub>OEHC</sub> | 5   |        | 10  |        | ns    |        |
| OE# HIGH pulse width                                  | t <sub>OEP</sub>  | 5   |        | 5   |        | ns    |        |
| OE# LOW to CAS# HIGH setup time                       | t <sub>OES</sub>  | 4   |        | 5   |        | ns    |        |
| Output buffer turn-off delay                          | t <sub>OFF</sub>  | 0   | 12     | 0   | 15     | ns    | 17, 23 |

## AC ELECTRICAL CHARACTERISTICS


(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ( $V_{CC} = +3.3V \pm 0.3V$ )

| AC CHARACTERISTICS                                  |            | -5  |         | -6  |         | UNITS   | NOTES |
|-----------------------------------------------------|------------|-----|---------|-----|---------|---------|-------|
| PARAMETER                                           | SYMBOL     | MIN | MAX     | MIN | MAX     |         |       |
| OE# setup prior to RAS# during HIDDEN REFRESH cycle | $t_{ORD}$  | 0   |         | 0   |         | ns      |       |
| EDO-PAGE-MODE READ or WRITE cycle time              | $t_{PC}$   | 20  |         | 25  |         | ns      |       |
| EDO-PAGE-MODE READ-WRITE cycle time                 | $t_{PRWC}$ | 47  |         | 56  |         | ns      |       |
| Access time from RAS#                               | $t_{RAC}$  |     | 50      |     | 60      | ns      |       |
| RAS# to column-address delay time                   | $t_{RAD}$  | 9   |         | 12  |         | ns      | 15    |
| Row-address hold time                               | $t_{RAH}$  | 9   |         | 10  |         | ns      |       |
| RAS# pulse width                                    | $t_{RAS}$  | 50  | 10,000  | 60  | 10,000  | ns      |       |
| RAS# pulse width (EDO PAGE MODE)                    | $t_{RASP}$ | 50  | 125,000 | 60  | 125,000 | ns      |       |
| RAS# pulse width during Self Refresh                | $t_{RASS}$ | 100 |         | 100 |         | $\mu s$ |       |
| Random READ or WRITE cycle time                     | $t_{RC}$   | 84  |         | 104 |         | ns      |       |
| RAS# to CAS# delay time                             | $t_{RCD}$  | 11  |         | 14  |         | ns      | 14    |
| READ command hold time (referenced to CAS#)         | $t_{RCH}$  | 0   |         | 0   |         | ns      | 16    |
| READ command setup time                             | $t_{RCS}$  | 0   |         | 0   |         | ns      |       |
| Refresh period                                      | $t_{REF}$  |     | 64      |     | 64      | ms      | 23    |
| Refresh period (2,048 cycles) "S" version           | $t_{REF}$  |     | 128     |     | 128     | ms      |       |
| RAS# precharge time                                 | $t_{RP}$   | 30  |         | 40  |         | ns      |       |
| RAS# to CAS# precharge time                         | $t_{RPC}$  | 5   |         | 5   |         | ns      |       |
| RAS# precharge time exiting Self Refresh            | $t_{RPS}$  | 90  |         | 105 |         | ns      |       |
| READ command hold time (referenced to RAS#)         | $t_{RRH}$  | 0   |         | 0   |         | ns      | 16    |
| RAS# hold time                                      | $t_{RSH}$  | 13  |         | 15  |         | ns      |       |
| READ-WRITE cycle time                               | $t_{RWC}$  | 116 |         | 140 |         | ns      |       |
| RAS# to WE# delay time                              | $t_{RWD}$  | 67  |         | 79  |         | ns      | 18    |
| WRITE command to RAS# lead time                     | $t_{RWL}$  | 13  |         | 15  |         | ns      |       |
| Transition time (rise or fall)                      | $t_T$      | 2   | 50      | 2   | 50      | ns      |       |
| WRITE command hold time                             | $t_{WCH}$  | 8   |         | 10  |         | ns      |       |
| WRITE command hold time (referenced to RAS#)        | $t_{WCR}$  | 38  |         | 45  |         | ns      |       |
| WE# command setup time                              | $t_{WCS}$  | 0   |         | 0   |         | ns      | 18    |
| WE# to outputs in High-Z                            | $t_{WHZ}$  |     | 12      |     | 15      | ns      |       |
| WRITE command pulse width                           | $t_{WP}$   | 5   |         | 5   |         | ns      |       |
| WE# pulse widths to disable outputs                 | $t_{WPZ}$  | 10  |         | 10  |         | ns      |       |
| WE# hold time (CBR Refresh)                         | $t_{WRH}$  | 8   |         | 10  |         | ns      |       |
| WE# setup time (CBR Refresh)                        | $t_{WRP}$  | 8   |         | 10  |         | ns      |       |

## NOTES

1. All voltages referenced to V<sub>SS</sub>.
2. This parameter is sampled. V<sub>CC</sub> = +3.3V; f = 1 MHz; T<sub>A</sub> = 25°C.
3. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
6. An initial pause of 100μs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the t<sub>REF</sub> refresh requirement is exceeded.
7. AC characteristics assume T = 2.5ns.
8. V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
9. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
10. If CAS# and RAS# = V<sub>IH</sub>, data output is High-Z.
11. If CAS# = V<sub>IL</sub>, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates and 100pF; and V<sub>OL</sub> = 0.8V and V<sub>OH</sub> = 2V.
13. If CAS# is LOW at the falling edge of RAS#, output data will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for t<sub>CP</sub>.
14. The t<sub>RAD</sub> (MAX) limit is no longer specified. t<sub>RAD</sub> (MAX) was specified as a reference point only. If t<sub>RAD</sub> was greater than the specified t<sub>RAD</sub> (MAX) limit, then access time was controlled exclusively by t<sub>AA</sub> (t<sub>RAC</sub> and t<sub>CAC</sub> no longer applied). With or without the t<sub>RAD</sub> (MAX) limit, t<sub>AA</sub>, t<sub>RAC</sub>, and t<sub>CAC</sub> must always be met.
15. The t<sub>RCD</sub> (MAX) limit is no longer specified. t<sub>RCD</sub> (MAX) was specified as a reference point only. If t<sub>RCD</sub> was greater than the specified t<sub>RCD</sub> (MAX) limit, then access time was controlled exclusively by t<sub>CAC</sub> (t<sub>RAC</sub> [MIN] no longer applied). With or without the t<sub>RCD</sub> limit, t<sub>AA</sub> and t<sub>CAC</sub> must always be met.
16. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a READ cycle.
17. t<sub>OFF</sub> (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
18. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>AWD</sub>, and t<sub>CWD</sub> are not restrictive operating parameters. t<sub>WCS</sub> applies to EARLY WRITE cycles. If t<sub>WCS</sub> > t<sub>WCS</sub> MIN, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CWD</sub> define READ-MODIFY-WRITE cycles. Meeting these limits allows for reading and disabling output data and then applying input data. OE# held HIGH and WE# taken LOW after CAS# goes LOW results in a LATE WRITE (OE#-controlled) cycle. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not applicable in a LATE WRITE cycle.
19. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
20. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.
22. RAS#-ONLY REFRESH requires that all rows be refreshed at least once every 64ms (4,096 rows for the C2 version and 8,192 rows for the P4 version). CBR REFRESH requires that at least 4,096 cycles be completed every 64ms.
23. The DQs open during READ cycles once t<sub>OD</sub> or t<sub>OFF</sub> occur. If CAS# stays LOW while OE# is brought HIGH, the DQs will open. If OE# is brought back LOW (CAS# still LOW), the DQs will provide the previously read data.
24. LATE WRITE and READ-MODIFY-WRITE cycles must have both t<sub>OD</sub> and t<sub>OE</sub> met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE# is taken back LOW while CAS# remains LOW, the DQs will remain open.
25. Column address changed once each cycle.
26. V<sub>IH</sub> overshoot: V<sub>IH</sub> (MAX) = V<sub>CC</sub> + 2V for a pulse width ≤ 10ns, and the pulse width cannot be greater than one third of the cycle rate. V<sub>IL</sub> undershoot: V<sub>IL</sub> (MIN) = -2V for a pulse width ≤ 10ns, and the pulse width cannot be greater than one third of the cycle rate.
27. NC pins are assumed to be left floating and are not tested for leakage.

## READ CYCLE




## TIMING PARAMETERS

| SYMBOL    | -5  |        | -6  |        | UNITS |
|-----------|-----|--------|-----|--------|-------|
|           | MIN | MAX    | MIN | MAX    |       |
| $t_{AA}$  |     | 25     |     | 30     | ns    |
| $t_{ACH}$ | 12  |        | 15  |        | ns    |
| $t_{AR}$  | 38  |        | 45  |        | ns    |
| $t_{ASC}$ | 0   |        | 0   |        | ns    |
| $t_{ASR}$ | 0   |        | 0   |        | ns    |
| $t_{CAC}$ |     | 13     |     | 15     | ns    |
| $t_{CAH}$ | 8   |        | 10  |        | ns    |
| $t_{CAS}$ | 8   | 10,000 | 10  | 10,000 | ns    |
| $t_{CLZ}$ | 0   |        | 0   |        | ns    |
| $t_{CRP}$ | 5   |        | 5   |        | ns    |
| $t_{CSH}$ | 38  |        | 45  |        | ns    |
| $t_{OD}$  | 0   | 12     | 0   | 15     | ns    |
| $t_{OE}$  |     | 12     |     | 15     | ns    |

| SYMBOL    | -5  |        | -6  |        | UNITS |
|-----------|-----|--------|-----|--------|-------|
|           | MIN | MAX    | MIN | MAX    |       |
| $t_{OFF}$ | 0   | 12     | 0   | 15     | ns    |
| $t_{RAC}$ |     | 50     |     | 60     | ns    |
| $t_{RAD}$ | 9   |        | 12  |        | ns    |
| $t_{RAH}$ | 9   |        | 10  |        | ns    |
| $t_{RAS}$ | 50  | 10,000 | 60  | 10,000 | ns    |
| $t_{RC}$  | 84  |        | 104 |        | ns    |
| $t_{RCD}$ | 11  |        | 14  |        | ns    |
| $t_{RCH}$ | 0   |        | 0   |        | ns    |
| $t_{RCS}$ | 0   |        | 0   |        | ns    |
| $t_{RP}$  | 30  |        | 40  |        | ns    |
| $t_{RRH}$ | 0   |        | 0   |        | ns    |
| $t_{RSH}$ | 13  |        | 15  |        | ns    |

**NOTE:** 1.  $t_{OFF}$  is referenced from rising edge of RAS# or CAS#, whichever occurs last.


## EARLY WRITE CYCLE



## TIMING PARAMETERS

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| t <sub>ACH</sub> | 12  |        | 15  |        | ns    |
| t <sub>AR</sub>  | 38  |        | 45  |        | ns    |
| t <sub>ASC</sub> | 0   |        | 0   |        | ns    |
| t <sub>ASR</sub> | 0   |        | 0   |        | ns    |
| t <sub>CAH</sub> | 8   |        | 10  |        | ns    |
| t <sub>CAS</sub> | 8   | 10,000 | 10  | 10,000 | ns    |
| t <sub>CRP</sub> | 5   |        | 5   |        | ns    |
| t <sub>CSH</sub> | 38  |        | 45  |        | ns    |
| t <sub>CWL</sub> | 8   |        | 15  |        | ns    |
| t <sub>DH</sub>  | 8   |        | 10  |        | ns    |
| t <sub>DS</sub>  | 0   |        | 0   |        | ns    |
| t <sub>RAD</sub> | 9   |        | 12  |        | ns    |


| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| t <sub>RAH</sub> | 9   |        | 10  |        | ns    |
| t <sub>RAS</sub> | 50  | 10,000 | 60  | 10,000 | ns    |
| t <sub>RC</sub>  | 84  |        | 104 |        | ns    |
| t <sub>RCD</sub> | 11  |        | 14  |        | ns    |
| t <sub>RP</sub>  | 30  |        | 40  |        | ns    |
| t <sub>RSH</sub> | 13  |        | 15  |        | ns    |
| t <sub>RWL</sub> | 13  |        | 15  |        | ns    |
| t <sub>WCH</sub> | 8   |        | 10  |        | ns    |
| t <sub>WCR</sub> | 38  |        | 45  |        | ns    |
| t <sub>WCS</sub> | 0   |        | 0   |        | ns    |
| t <sub>WP</sub>  | 5   |        | 5   |        | ns    |



| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| <sup>t</sup> AA  |     | 25     |     | 30     | ns    |
| <sup>t</sup> ACH | 12  |        | 15  |        | ns    |
| <sup>t</sup> AR  | 38  |        | 45  |        | ns    |
| <sup>t</sup> ASC | 0   |        | 0   |        | ns    |
| <sup>t</sup> ASR | 0   |        | 0   |        | ns    |
| <sup>t</sup> AWD | 42  |        | 49  |        | ns    |
| <sup>t</sup> CAC |     | 13     |     | 15     | ns    |
| <sup>t</sup> CAH | 8   |        | 10  |        | ns    |
| <sup>t</sup> CAS | 8   | 10,000 | 10  | 10,000 | ns    |
| <sup>t</sup> CLZ | 0   |        | 0   |        | ns    |
| <sup>t</sup> CRP | 5   |        | 5   |        | ns    |
| <sup>t</sup> CSH | 38  |        | 45  |        | ns    |
| <sup>t</sup> CWD | 28  |        | 35  |        | ns    |
| <sup>t</sup> CWL | 8   |        | 10  |        | ns    |
| <sup>t</sup> DH  | 8   |        | 10  |        | ns    |
| <sup>t</sup> DS  | 0   |        | 0   |        | ns    |

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| <sup>t</sup> OD  | 0   | 12     | 0   | 15     | ns    |
| <sup>t</sup> OE  |     | 12     |     | 15     | ns    |
| <sup>t</sup> OEH | 8   |        | 10  |        | ns    |
| <sup>t</sup> RAC |     | 50     |     | 60     | ns    |
| <sup>t</sup> RAD | 9   |        | 12  |        | ns    |
| <sup>t</sup> RAH | 9   |        | 10  |        | ns    |
| <sup>t</sup> RAS | 50  | 10,000 | 60  | 10,000 | ns    |
| <sup>t</sup> RCD | 11  |        | 14  |        | ns    |
| <sup>t</sup> RCS | 0   |        | 0   |        | ns    |
| <sup>t</sup> RP  | 30  |        | 40  |        | ns    |
| <sup>t</sup> RSH | 13  |        | 15  |        | ns    |
| <sup>t</sup> RWC | 116 |        | 140 |        | ns    |
| <sup>t</sup> RWD | 67  |        | 79  |        | ns    |
| <sup>t</sup> RWL | 13  |        | 15  |        | ns    |
| <sup>t</sup> WP  | 5   |        | 5   |        | ns    |

## EDO-PAGE-MODE READ CYCLE




## TIMING PARAMETERS

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| t <sub>AA</sub>  |     | 25     |     | 30     | ns    |
| t <sub>ACH</sub> | 12  |        | 15  |        | ns    |
| t <sub>AR</sub>  | 38  |        | 45  |        | ns    |
| t <sub>ASC</sub> | 0   |        | 0   |        | ns    |
| t <sub>ASR</sub> | 0   |        | 0   |        | ns    |
| t <sub>CAC</sub> |     | 13     |     | 15     | ns    |
| t <sub>CAH</sub> | 8   |        | 10  |        | ns    |
| t <sub>CAS</sub> | 8   | 10,000 | 10  | 10,000 | ns    |
| t <sub>CLZ</sub> | 0   |        | 0   |        | ns    |
| t <sub>COH</sub> | 3   |        | 3   |        | ns    |
| t <sub>CP</sub>  | 8   |        | 10  |        | ns    |
| t <sub>CPA</sub> |     | 28     |     | 35     | ns    |
| t <sub>CRP</sub> | 5   |        | 5   |        | ns    |
| t <sub>CSH</sub> | 38  |        | 45  |        | ns    |
| t <sub>OD</sub>  | 0   | 12     | 0   | 15     | ns    |
| t <sub>OE</sub>  |     | 12     |     | 15     | ns    |

| SYMBOL            | -5  |         | -6  |         | UNITS |
|-------------------|-----|---------|-----|---------|-------|
|                   | MIN | MAX     | MIN | MAX     |       |
| t <sub>OEHC</sub> | 5   |         | 10  |         | ns    |
| t <sub>OEP</sub>  | 5   |         | 5   |         | ns    |
| t <sub>OES</sub>  | 4   |         | 5   |         | ns    |
| t <sub>OFF</sub>  | 0   | 12      | 0   | 15      | ns    |
| t <sub>PC</sub>   | 20  |         | 25  |         | ns    |
| t <sub>RAC</sub>  |     | 50      |     | 60      | ns    |
| t <sub>RAD</sub>  | 9   |         | 12  |         | ns    |
| t <sub>RAH</sub>  | 9   |         | 10  |         | ns    |
| t <sub>RASP</sub> | 50  | 125,000 | 60  | 125,000 | ns    |
| t <sub>RCD</sub>  | 11  |         | 14  |         | ns    |
| t <sub>RCH</sub>  | 0   |         | 0   |         | ns    |
| t <sub>RCS</sub>  | 0   |         | 0   |         | ns    |
| t <sub>RP</sub>   | 30  |         | 40  |         | ns    |
| t <sub>RRH</sub>  | 0   |         | 0   |         | ns    |
| t <sub>RSH</sub>  | 13  |         | 15  |         | ns    |

## EDO-PAGE-MODE EARLY WRITE CYCLE



## TIMING PARAMETERS

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| t <sub>ACH</sub> | 12  |        | 15  |        | ns    |
| t <sub>AR</sub>  | 38  |        | 45  |        | ns    |
| t <sub>ASC</sub> | 0   |        | 0   |        | ns    |
| t <sub>ASR</sub> | 0   |        | 0   |        | ns    |
| t <sub>CAH</sub> | 8   |        | 10  |        | ns    |
| t <sub>CAS</sub> | 8   | 10,000 | 10  | 10,000 | ns    |
| t <sub>CP</sub>  | 8   |        | 10  |        | ns    |
| t <sub>CRP</sub> | 5   |        | 5   |        | ns    |
| t <sub>CSH</sub> | 38  |        | 45  |        | ns    |
| t <sub>CWL</sub> | 8   |        | 10  |        | ns    |
| t <sub>DH</sub>  | 8   |        | 10  |        | ns    |
| t <sub>DS</sub>  | 0   |        | 0   |        | ns    |

| SYMBOL            | -5  |         | -6  |         | UNITS |
|-------------------|-----|---------|-----|---------|-------|
|                   | MIN | MAX     | MIN | MAX     |       |
| t <sub>PC</sub>   | 20  |         | 25  |         | ns    |
| t <sub>RAD</sub>  | 9   |         | 12  |         | ns    |
| t <sub>RAH</sub>  | 9   |         | 10  |         | ns    |
| t <sub>RASP</sub> | 50  | 125,000 | 60  | 125,000 | ns    |
| t <sub>RCD</sub>  | 11  |         | 14  |         | ns    |
| t <sub>RP</sub>   | 30  |         | 40  |         | ns    |
| t <sub>RSH</sub>  | 13  |         | 15  |         | ns    |
| t <sub>RWL</sub>  | 13  |         | 15  |         | ns    |
| t <sub>WCH</sub>  | 8   |         | 10  |         | ns    |
| t <sub>WCR</sub>  | 38  |         | 45  |         | ns    |
| t <sub>WCS</sub>  | 0   |         | 0   |         | ns    |
| t <sub>WP</sub>   | 5   |         | 5   |         | ns    |

[illegible]

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| <sup>t</sup> AA  |     | 25     |     | 30     | ns    |
| <sup>t</sup> AR  | 38  |        | 45  |        | ns    |
| <sup>t</sup> ASC | 0   |        | 0   |        | ns    |
| <sup>t</sup> ASR | 0   |        | 0   |        | ns    |
| <sup>t</sup> AWD | 42  |        | 49  |        | ns    |
| <sup>t</sup> CAC |     | 13     |     | 15     | ns    |
| <sup>t</sup> CAH | 8   |        | 10  |        | ns    |
| <sup>t</sup> CAS | 8   | 10,000 | 10  | 10,000 | ns    |
| <sup>t</sup> CLZ | 0   |        | 0   |        | ns    |
| <sup>t</sup> CP  | 8   |        | 10  |        | ns    |
| <sup>t</sup> CPA |     | 28     |     | 35     | ns    |
| <sup>t</sup> CRP | 5   |        | 5   |        | ns    |
| <sup>t</sup> CSH | 38  |        | 45  |        | ns    |
| <sup>t</sup> CWD | 28  |        | 35  |        | ns    |
| <sup>t</sup> CWL | 8   |        | 10  |        | ns    |
| <sup>t</sup> DH  | 8   |        | 10  |        | ns    |
| <sup>t</sup> DS  | 0   |        | 0   |        | ns    |

| SYMBOL            | -5  |         | -6  |         | UNITS |
|-------------------|-----|---------|-----|---------|-------|
|                   | MIN | MAX     | MIN | MAX     |       |
| <sup>t</sup> OD   | 0   | 12      | 0   | 15      | ns    |
| <sup>t</sup> OE   |     | 12      |     | 15      | ns    |
| <sup>t</sup> OEH  | 8   |         | 12  |         | ns    |
| <sup>t</sup> PC   | 20  |         | 25  |         | ns    |
| <sup>t</sup> PRWC | 47  |         | 56  |         | ns    |
| <sup>t</sup> RAC  |     | 50      |     | 60      | ns    |
| <sup>t</sup> RAD  | 9   |         | 12  |         | ns    |
| <sup>t</sup> RAH  | 9   |         | 10  |         | ns    |
| <sup>t</sup> RASP | 50  | 125,000 | 60  | 125,000 | ns    |
| <sup>t</sup> RCD  | 11  |         | 14  |         | ns    |
| <sup>t</sup> RCS  | 0   |         | 0   |         | ns    |
| <sup>t</sup> RP   | 30  |         | 40  |         | ns    |
| <sup>t</sup> RSH  | 13  |         | 15  |         | ns    |
| <sup>t</sup> RWD  | 67  |         | 79  |         | ns    |
| <sup>t</sup> RWL  | 13  |         | 15  |         | ns    |
| <sup>t</sup> WP   | 5   |         | 5   |         | ns    |

Micron Technology, Inc., reserves the right to change products or specifications without notice.  
©2000, Micron Technology, Inc.

The diagram illustrates the timing relationships between several control and data signals during memory access operations. The signals shown are:

- RAS#**: Row Address Strobe, active low.
- CAS#**: Column Address Strobe, active low.
- ADDR**: Memory address bus.
- WE#**: Write Enable, active low.
- DQ**: Data bus.
- OE#**: Output Enable, active low.

Key timing parameters labeled include:

- $t_{RASP}$ : Total RAS pulse width.
- $t_{RP}$ : RAS precharge time.
- $t_{CSH}$ : CAS setup time before RAS.
- $t_{PC}$ : Pulse width of RAS and CAS.
- $t_{CRP}$ : CAS rise/fall time after RAS.
- $t_{RCD}$ : RAS-to-CAS delay.
- $t_{CAS}$ : CAS pulse width.
- $t_{CP}$ : Delay from RAS/CAS falling edge to internal clock.
- $t_{AR}$ : Access time from RAS to data valid.
- $t_{RAD}$ : Read access delay.
- $t_{ASC}$ : Address setup time before RAS.
- $t_{CAH}$ : Address hold time after RAS.
- $t_{ACH}$ : Access time from CAS to data valid.
- $t_{RCH}$ : RAS-to-data output delay.
- $t_{WCS}$ : Write enable setup time before CAS.
- $t_{WCH}$ : Write enable hold time after CAS.
- $t_{DS}$ : Data setup time before OE deassertion.
- $t_{DH}$ : Data hold time after OE deassertion.
- $t_{OE}$ : Output enable pulse width.
- $t_{AA}$ : Address arrival time at the device.
- $t_{CPA}$ : CAS-to-output delay.
- $t_{CAC}$ : CAS-to-output delay.
- $t_{COH}$ : Output hold time after CAS.
- $t_{WHZ}$ : Wait state time.


The diagram shows three distinct memory access cycles: a row access (ROW), followed by column accesses (COLUMN (A), COLUMN (B), ..., COLUMN (N)). Each cycle involves asserting RAS# and CAS# to activate the selected row and column, respectively, while the address bus provides the specific location. The data bus (DQ) then carries the requested information, which remains valid as long as the output enable (OE#) is asserted or until the specified hold times are met.

UNDEFINED

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| <sup>t</sup> AA  |     | 25     |     | 30     | ns    |
| <sup>t</sup> ACH | 12  |        | 15  |        | ns    |
| <sup>t</sup> AR  | 38  |        | 45  |        | ns    |
| <sup>t</sup> ASC | 0   |        | 0   |        | ns    |
| <sup>t</sup> ASR | 0   |        | 0   |        | ns    |
| <sup>t</sup> CAC |     | 13     |     | 15     | ns    |
| <sup>t</sup> CAH | 8   |        | 10  |        | ns    |
| <sup>t</sup> CAS | 8   | 10,000 | 10  | 10,000 | ns    |
| <sup>t</sup> COH | 3   |        | 3   |        | ns    |
| <sup>t</sup> CP  | 8   |        | 10  |        | ns    |
| <sup>t</sup> CPA |     | 28     |     | 35     | ns    |
| <sup>t</sup> CRP | 5   |        | 5   |        | ns    |
| <sup>t</sup> CSH | 38  |        | 45  |        | ns    |
| <sup>t</sup> DH  | 8   |        | 10  |        | ns    |
| <sup>t</sup> DS  | 0   |        | 0   |        | ns    |

| SYMBOL            | -5  |         | -6  |         | UNITS |
|-------------------|-----|---------|-----|---------|-------|
|                   | MIN | MAX     | MIN | MAX     |       |
| <sup>t</sup> OE   |     | 12      |     | 15      | ns    |
| <sup>t</sup> PC   | 20  |         | 25  |         | ns    |
| <sup>t</sup> RAC  |     | 50      |     | 60      | ns    |
| <sup>t</sup> RAD  | 9   |         | 12  |         | ns    |
| <sup>t</sup> RAH  | 9   |         | 10  |         | ns    |
| <sup>t</sup> RASP | 50  | 125,000 | 60  | 125,000 | ns    |
| <sup>t</sup> RCD  | 11  |         | 14  |         | ns    |
| <sup>t</sup> RCH  | 0   |         | 0   |         | ns    |
| <sup>t</sup> RCS  | 0   |         | 0   |         | ns    |
| <sup>t</sup> RP   | 30  |         | 40  |         | ns    |
| <sup>t</sup> RSH  | 13  |         | 15  |         | ns    |
| <sup>t</sup> WCH  | 8   |         | 10  |         | ns    |
| <sup>t</sup> WCS  | 0   |         | 0   |         | ns    |
| <sup>t</sup> WHZ  | 0   | 12      | 0   | 15      | ns    |

## READ CYCLE (with WE#-controlled disable)




### TIMING PARAMETERS


| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| t <sub>AA</sub>  |     | 25     |     | 30     | ns    |
| t <sub>AR</sub>  | 38  |        | 45  |        | ns    |
| t <sub>ASC</sub> | 0   |        | 0   |        | ns    |
| t <sub>ASR</sub> | 0   |        | 0   |        | ns    |
| t <sub>CAC</sub> |     | 13     |     | 15     | ns    |
| t <sub>CAH</sub> | 8   |        | 10  |        | ns    |
| t <sub>CAS</sub> | 8   | 10,000 | 10  | 10,000 | ns    |
| t <sub>CLZ</sub> | 0   |        | 0   |        | ns    |
| t <sub>CP</sub>  | 8   |        | 10  |        | ns    |
| t <sub>CRP</sub> | 5   |        | 5   |        | ns    |
| t <sub>CSH</sub> | 38  |        | 45  |        | ns    |

| SYMBOL           | -5  |     | -6  |     | UNITS |
|------------------|-----|-----|-----|-----|-------|
|                  | MIN | MAX | MIN | MAX |       |
| t <sub>OD</sub>  | 0   | 12  | 0   | 15  | ns    |
| t <sub>OE</sub>  |     | 12  |     | 15  | ns    |
| t <sub>RAC</sub> |     | 50  |     | 60  | ns    |
| t <sub>RAD</sub> | 9   |     | 12  |     | ns    |
| t <sub>RAH</sub> | 9   |     | 10  |     | ns    |
| t <sub>RCD</sub> | 11  |     | 14  |     | ns    |
| t <sub>RCH</sub> | 0   |     | 0   |     | ns    |
| t <sub>RCS</sub> | 0   |     | 0   |     | ns    |
| t <sub>WHZ</sub> |     | 12  |     | 15  | ns    |
| t <sub>WPZ</sub> | 10  |     | 10  |     | ns    |

### RAS#-ONLY REFRESH CYCLE (OE# and WE# = DON'T CARE)



### CBR REFRESH CYCLE (Addresses and OE# = DON'T CARE)




### TIMING PARAMETERS

| SYMBOL    | -5  |     | -6  |     | UNITS |
|-----------|-----|-----|-----|-----|-------|
|           | MIN | MAX | MIN | MAX |       |
| $t_{ASR}$ | 0   |     | 0   |     | ns    |
| $t_{CHR}$ | 8   |     | 10  |     | ns    |
| $t_{CP}$  | 8   |     | 10  |     | ns    |
| $t_{CRP}$ | 5   |     | 5   |     | ns    |
| $t_{CSR}$ | 5   |     | 5   |     | ns    |
| $t_{RAH}$ | 9   |     | 10  |     | ns    |

| SYMBOL    | -5  |        | -6  |        | UNITS |
|-----------|-----|--------|-----|--------|-------|
|           | MIN | MAX    | MIN | MAX    |       |
| $t_{RAS}$ | 50  | 10,000 | 60  | 10,000 | ns    |
| $t_{RC}$  | 84  |        | 104 |        | ns    |
| $t_{RP}$  | 30  |        | 40  |        | ns    |
| $t_{RPC}$ | 5   |        | 5   |        | ns    |
| $t_{WRH}$ | 8   |        | 10  |        | ns    |
| $t_{WRP}$ | 8   |        | 10  |        | ns    |

**NOTE:** 1. End of first CBR REFRESH cycle.

## HIDDEN REFRESH CYCLE<sup>1</sup> (WE# = HIGH; OE# = LOW)




### TIMING PARAMETERS

| SYMBOL           | -5  |     | -6  |     | UNITS |
|------------------|-----|-----|-----|-----|-------|
|                  | MIN | MAX | MIN | MAX |       |
| t <sub>AA</sub>  |     | 25  |     | 30  | ns    |
| t <sub>AR</sub>  | 38  |     | 45  |     | ns    |
| t <sub>ASC</sub> | 0   |     | 0   |     | ns    |
| t <sub>ASR</sub> | 0   |     | 0   |     | ns    |
| t <sub>CAC</sub> |     | 13  |     | 15  | ns    |
| t <sub>CAH</sub> | 8   |     | 10  |     | ns    |
| t <sub>CHR</sub> | 8   |     | 10  |     | ns    |
| t <sub>CLZ</sub> | 0   |     | 0   |     | ns    |
| t <sub>CRP</sub> | 5   |     | 5   |     | ns    |
| t <sub>OD</sub>  | 0   | 12  | 0   | 15  | ns    |

| SYMBOL           | -5  |        | -6  |        | UNITS |
|------------------|-----|--------|-----|--------|-------|
|                  | MIN | MAX    | MIN | MAX    |       |
| t <sub>OE</sub>  |     | 12     |     | 15     | ns    |
| t <sub>OFF</sub> | 0   | 12     | 0   | 15     | ns    |
| t <sub>ORD</sub> | 0   |        | 0   |        | ns    |
| t <sub>RAC</sub> |     | 50     |     | 60     | ns    |
| t <sub>RAD</sub> | 9   |        | 12  |        | ns    |
| t <sub>RAH</sub> | 9   |        | 10  |        | ns    |
| t <sub>RAS</sub> | 50  | 10,000 | 60  | 10,000 | ns    |
| t <sub>RCD</sub> | 11  |        | 14  |        | ns    |
| t <sub>RP</sub>  | 30  |        | 40  |        | ns    |
| t <sub>RSH</sub> | 13  |        | 15  |        | ns    |

**NOTE:** 1. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.

## SELF REFRESH CYCLE (Addresses and OE# = DON'T CARE)




### TIMING PARAMETERS

| SYMBOL            | -5  |     | -6  |     | UNITS |
|-------------------|-----|-----|-----|-----|-------|
|                   | MIN | MAX | MIN | MAX |       |
| t <sub>CHD</sub>  | 15  |     | 15  |     | ns    |
| t <sub>CP</sub>   | 8   |     | 10  |     | ns    |
| t <sub>CSR</sub>  | 5   |     | 5   |     | ns    |
| t <sub>RASS</sub> | 100 |     | 100 |     | μs    |
| t <sub>RP</sub>   | 30  |     | 40  |     | ns    |


| SYMBOL           | -5  |     | -6  |     | UNITS |
|------------------|-----|-----|-----|-----|-------|
|                  | MIN | MAX | MIN | MAX |       |
| t <sub>RPC</sub> | 5   |     | 5   |     | ns    |
| t <sub>RPS</sub> | 90  |     | 105 |     | ns    |
| t <sub>WRH</sub> | 8   |     | 10  |     | ns    |
| t <sub>WRP</sub> | 8   |     | 10  |     | ns    |

**NOTE:** 1. Once t<sub>RASS</sub> (MIN) is met and RAS# remains LOW, the DRAM will enter self refresh mode.  
2. Once t<sub>RPS</sub> is satisfied, a complete burst of all rows should be executed if RAS#-only or burst CBR refresh

**32-PIN PLASTIC SOJ (400 mil)**


**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**32-PIN PLASTIC TSOP (400 mil)**


- NOTE:** 1. All dimensions in millimeters  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
2. Package width and length do not include mold protrusion; allowable mold protrusion is .25mm per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [prodmtg@micron.com](mailto:prodmtg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron is a registered trademark of Micron Technology, Inc.