

## FEATURES

- 475ps propagation delay
- 2.8GHz toggle frequency
- Internal 75KΩ input pull-down resistors
- Available in 8-pin SOIC package


## DESCRIPTION

The SY10/100EL51 are differential clock D flip-flops with reset. These devices are functionally similar to the E151 devices, with higher performance capabilities. With propagation delays and output transition times significantly faster than the E151, the EL51 is ideally suited for those applications which require the ultimate in AC performance.

The reset input is an asynchronous, level triggered signal. Data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The differential clock inputs of the EL51 allow the device to be used as a negative edge triggered flip-flop.

The differential input employs clamp circuitry to maintain stability under open input (pulled down to VEE) conditions.

## PIN CONFIGURATION/BLOCK DIAGRAM



**SOIC  
TOP VIEW**

## PIN NAMES

Pin	Function
R	Reset Input
D	Data Input
CLK	Clock Input
Q	Data Output

## TRUTH TABLE<sup>(1)</sup>

D	R	CLK	Q
L	L	Z	L
H	L	Z	H
X	H	X	L

**NOTE:**

1. Z = LOW-to-HIGH transition.

**DC ELECTRICAL CHARACTERISTICS**V<sub>EE</sub> = V<sub>EE</sub> (Min.) to V<sub>EE</sub> (Max.); V<sub>CC</sub> = GND

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.										
I <sub>EE</sub>	Power Supply Current 10EL 100EL	— —	24 24	29 29	19 19	24 24	29 29	19 19	24 24	29 29	19 24	24 30	29 36	mA
V <sub>EE</sub>	Power Supply Voltage 10EL 100EL	-4.75 -4.20	-5.2 -4.5	-5.5 -5.5	V									
I <sub>IH</sub>	Input HIGH Current	—	—	150	—	—	150	—	—	150	—	—	150	μA

**AC ELECTRICAL CHARACTERISTICS**V<sub>EE</sub> = V<sub>EE</sub> (Min.) to V<sub>EE</sub> (Max.); V<sub>CC</sub> = GND

Symbol	Parameter	TA = -40°C			TA = 0°C			TA = +25°C			TA = +85°C			Unit
		Min.	Typ.	Max.										
f <sub>MAX</sub>	Maximum Toggle Frequency	1.8	2.8	—	2.2	2.8	—	2.2	2.8	—	2.2	2.8	—	GHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay to Output CLK R	325 305	465 455	605 605	375 355	465 455	555 555	385 355	475 465	565 565	440 410	530 510	620 620	ps
t <sub>S</sub>	Set-up Time	150	0	—	150	0	—	150	0	—	150	0	—	ps
t <sub>H</sub>	Hold Time	250	100	—	250	100	—	250	100	—	250	100	—	ps
t <sub>RR</sub>	Reset Recovery	400	200	—	400	200	—	400	200	—	400	200	—	ps
t <sub>PW</sub>	Minimum Pulse Width CLK, Reset	400	—	—	400	—	—	400	—	—	400	—	—	ps
V <sub>PP</sub>	Minimum Input Swing <sup>(1)</sup>	150	—	—	150	—	—	150	—	—	150	—	—	mV
V <sub>CMR</sub>	Common Mode Range <sup>(2)</sup>	(2)	—	-0.4	(2)	—	-0.4	(2)	—	-0.4	(2)	—	-0.4	V
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times Q (20% to 80%)	100	225	350	100	225	350	100	225	350	100	225	350	ps


**NOTES:**

1. Minimum input swing for which AC parameters are guaranteed.
2. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub> min. and 1V. The lower end of the CMR range is dependent on V<sub>EE</sub> and is equal to V<sub>EE</sub> + 3.0V.

**PRODUCT ORDERING CODE**

Ordering Code	Package Type	Operating Range
SY10EL51ZC	Z8-1	Commercial
SY10EL51ZCTR	Z8-1	Commercial
SY100EL51ZC	Z8-1	Commercial
SY100EL51ZCTR	Z8-1	Commercial

## 8 LEAD SOIC .150" WIDE (Z8-1)



Rev. 03

---

**MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA**

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated