

Parallel 16-Bit Rail-to-Rail Micropower DAC

April 2000

FEATURES

- 16-Bit Monotonic Over Temperature
- 3V Single Supply Operation
- Deglitched Rail-to-Rail Voltage Output: $8\text{nV} \cdot \text{s}$
- I_{CC} : $650\mu\text{A}$ Typ
- Maximum DNL Error: $\pm 1\text{LSB}$
- Settling Time: $20\mu\text{s}$ to $\pm 1\text{LSB}$
- Internal or External Reference
- Internal Power-On Reset to 0V
- Asynchronous CLR Pin
- Output Buffer Configurable for Gain of 1 or 2
- Parallel 16-Bit or 2-Byte Double Buffered Interface
- Narrow 28-Lead SSOP Package
- 5V Version Available (LTC1657)

APPLICATIONS

- Instrumentation
- Industrial Process Control
- Automatic Test Equipment
- Communication Test Equipment

DESCRIPTION


The LTC[®]1657L is a complete single supply, rail-to-rail voltage output, 16-bit digital-to-analog converter (DAC) in a 28-pin SSOP or PDIP package. It includes a rail-to-rail output buffer amplifier, an internal 1.25V reference and a double buffered parallel digital interface.

The LTC1657L operates from a 2.7V to 5.5V supply. It has a separate reference input pin that can be driven by an external reference. The full-scale output can be 1 or 2 times the reference voltage depending on how the X1/X2 pin is connected.

The LTC1657L is similar to Linear Technology Corporation's LTC1450 12-bit V_{OUT} DAC family allowing an easy up-grade path. It is the only buffered 16-bit parallel DAC in a 28-lead SSOP package and includes an onboard reference for stand alone performance.

 LTC and LT are registered trademarks of Linear Technology Corporation.

BLOCK DIAGRAM



LTC1657L

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{CC} to GND	–0.5V to 7.5V
TTL Input Voltage, REFHI, REFLO, X1/X2	–0.5V to 7.5V
V_{OUT} , REFOUT	–0.5V to ($V_{CC} + 0.5V$)
Operating Temperature Range	
LTC1657LC	0°C to 70°C
LTC1657LI	–40°C to 85°C
Maximum Junction Temperature	125°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER	
WR [1]	[28] LDAC	LTC1657LCGN LTC1657LCN LTC1657LIGN LTC1657LIN	
CSLSB [2]	[27] CLR		
CSMSB [3]	[26] X1/X2		
(LSB) D0 [4]	[25] V _{OUT}		
D1 [5]	[24] V _{CC}		
D2 [6]	[23] REFOUT		
D3 [7]	[22] REFHI		
D4 [8]	[21] REFLO		
D5 [9]	[20] GND		
D6 [10]	[19] D15 (MSB)		
D7 [11]	[18] D14		
D8 [12]	[17] D13		
D9 [13]	[16] D12		
D10 [14]	[15] D11		
N PACKAGE			28-LEAD PLASTIC SSOP
28-LEAD PDIP			
T _{JMAX} = 125°C, θ _{JA} = 95°C/W (G)			
T _{JMAX} = 125°C, θ _{JA} = 58°C/W (N)			

Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 2.7V$ to $5.5V$, V_{OUT} unloaded, REFOUT tied to REFHI, REFLO tied to GND, X1/X2 tied to GND, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DAC (Note 2)						
	Resolution	●	16			Bits
	Monotonicity	●	16			Bits
DNL	Differential Nonlinearity	Guaranteed Monotonic (Note 3)	●	±0.5	±1.0	LSB
INL	Integral Nonlinearity	(Note 3)	●	±4	±12	LSB
ZSE	Zero Scale Error	●	0		2	mV
V_{OS}	Offset Error	Measured at Code 200	●	±0.3	±4	mV
V_{OSTC}	Offset Error Tempco			±5		$\mu V/^{\circ}C$
	Gain Error	●		±2	±16	LSB
	Gain Error Drift			1		ppm/ $^{\circ}C$
Power Supply						
V_{CC}	Positive Supply Voltage	For Specified Performance	●	2.7	5.5	V
I_{CC}	Supply Current	$2.7V \leq V_{CC} \leq 5.5V$ (Note 4)	●	650	1200	μA
Op Amp DC Performance						
	Short-Circuit Current Low	V_{OUT} Shorted to GND	●	60	120	mA
	Short-Circuit Current High	V_{OUT} Shorted to V_{CC}	●	70	140	mA
	Output Impedance to GND	Input Code = 0	●	120	275	Ω
	Output Line Regulation	Input Code = 65535, $V_{CC} = 2.7V$ to $5.5V$	●		3	mV/V

ELECTRICAL CHARACTERISTICS The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 2.7\text{V}$ to 5.5V , V_{OUT} unloaded, REFOUT tied to REFHI, REFLO tied to GND, X1/X2 tied to GND, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC Performance						
	Voltage Output Slew Rate	(Note 5)	●	± 0.3	± 0.7	V/ μs
	Voltage Output Settling Time	(Note 5) to 0.0015% (16-Bit Settling Time) (Note 5) to 0.012% (13-Bit Settling Time)		20 10		μs μs
	Digital Feedthrough			0.3		nV $\cdot\text{s}$
	Midscale Glitch Impulse	DAC Switch Between 8000 _H and 7FFF _H		8		nV $\cdot\text{s}$
	Output Voltage Noise Spectral Density	At 1kHz		200		nV/ $\sqrt{\text{Hz}}$

Digital I/O ($V_{CC} = 3\text{V}$)

V_{IH}	Digital Input High Voltage		●	2.0		V
V_{IL}	Digital Input Low Voltage		●		0.6	V
I_{LEAK}	Digital Input Leakage	$V_{IN} = \text{GND to } V_{CC}$	●		± 10	μA
C_{IN}	Digital Input Capacitance	(Note 6)			10	pF

Switching Characteristics ($V_{CC} = 3\text{V}$)

t_{CS}	$\overline{CS}$ (MSB or LSB) Pulse Width		●	60		ns
t_{WR}	$\overline{WR}$ Pulse Width		●	60		ns
t_{CWS}	$\overline{CS}$ to $\overline{WR}$ Setup		●	0		ns
t_{CWH}	$\overline{CS}$ to $\overline{WR}$ Hold		●	0		ns
t_{DWS}	Data Valid to $\overline{WR}$ Setup		●	60		ns
t_{DWH}	Data Valid to $\overline{WR}$ Hold		●	0		ns
t_{LDAC}	$\overline{LDAC}$ Pulse Width		●	60		ns
t_{CLR}	$\overline{CLR}$ Pulse Width		●	60		ns

Reference Output (REFOUT)

	Reference Output Voltage		●	1.24	1.25	1.26	V
	Reference Output Temperature Coefficient				15		ppm/ $^\circ\text{C}$
	Reference Line Regulation	$V_{CC} = 2.7\text{V}$ to 5.5V	●			± 1	mV/V
	Reference Load Regulation	Measured at $I_{OUT} = 100\mu\text{A}$	●			3	mV/A
	Short-Circuit Current	REFOUT Shorted to GND	●		50	100	mA

Reference Input

	REFHI, REFLO Input Range	(Note 6) See Applications Information X1/X2 Tied to V_{OUT} X1/X2 Tied to GND	● ●	0 0	$V_{CC} - 1.5$ $V_{CC}/2$		V
	REFHI Input Resistance		●	16	23		k Ω

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: External reference REFHI = 1.3V, $V_{CC} = 3\text{V}$

Note 3: Nonlinearity is defined from code 128 to code 65535 (full scale). See Applications Information.

Note 4: Digital inputs at 0V or V_{CC} .

Note 5: DAC switched between all 1s all 0s, slew rate is measured from 0.8V to 2V. $V_{CC} = 3\text{V}$.

Note 6: Guaranteed by design. Not subject to test.

PIN FUNCTIONS

WR (Pin 1): Write Input (Active Low). Used with $\overline{\text{CSMSB}}$ and/or $\overline{\text{CSLSB}}$ to control the input registers. While $\overline{\text{WR}}$ and $\overline{\text{CSMSB}}$ and/or $\overline{\text{CSLSB}}$ are held low, data writes into the input register.

CSLSB (Pin 2): Chip Select Least Significant Byte (Active Low). Used with $\overline{\text{WR}}$ to control the LSB 8-bit input registers. While $\overline{\text{WR}}$ and $\overline{\text{CSLSB}}$ are held low, the LSB byte writes into the LSB input register. Can be connected to $\overline{\text{CSMSB}}$ for simultaneous loading of both sets of input latches on a 16-bit bus.

CSMSB (Pin 3): Chip Select Most Significant Byte (Active Low). Used with $\overline{\text{WR}}$ to control the MSB 8-bit input registers. While $\overline{\text{WR}}$ and $\overline{\text{CSMSB}}$ are held low, the MSB byte writes into the MSB input register. Can be connected to $\overline{\text{CSLSB}}$ for simultaneous loading of both sets of input latches on a 16-bit bus.

D0 to D7 (Pins 4 to 11): Input data for the Least Significant Byte. Written into LSB input register when $\overline{\text{WR}} = 0$ and $\overline{\text{CSLSB}} = 0$.

D8 to D15 (Pins 12 to 19): Input data for the Most Significant Byte. Written into MSB input register when $\overline{\text{WR}} = 0$ and $\overline{\text{CSMSB}} = 0$.

GND (Pin 20): Ground.

REFLO (Pin 21): Lower input terminal of the DAC's internal resistor ladder. Typically connected to Analog Ground. An input code of $(0000)_H$ will connect the positive input of

the output buffer to this end of the ladder. Can be used to offset the zero scale above ground.

REFHI (Pin 22): Upper input terminal of the DAC's internal resistor ladder. Typically connected to REFOUT. An input code of $(FFFF)_H$ will connect the positive input of the output buffer to 1LSB below this voltage.

REFOUT (Pin 23): Output of the internal 1.25V reference. Typically connected to REFHI to drive internal DAC resistor ladder.

V_{CC} (Pin 24): Positive Power Supply Input. $2.7V \leq V_{CC} \leq 5.5V$. Requires a 0.1 μ F bypass capacitor to ground.

V_{OUT} (Pin 25): Buffered DAC Output.

X1/X2 (Pin 26): Gain Setting Resistor Pin. Connect to GND for $G = 2$ or to V_{OUT} for $G = 1$. This pin should always be tied to a low impedance source, such as ground or V_{OUT} , to ensure stability of the output buffer when driving capacitive loads.


CLR (Pin 27): Clear Input (Asynchronous Active Low). A low on this pin asynchronously resets all input and DAC registers to 0s.

LDAC (Pin 28): Load DAC (Asynchronous Active Low). Used to asynchronously transfer the contents of the input registers to the DAC register which updates the output voltage. If held low, the DAC register loads data from the input registers which will immediately update V_{OUT} .

DIGITAL INTERFACE TRUTH TABLE

$\overline{\text{CLR}}$	$\overline{\text{CSMSB}}$	$\overline{\text{CSLSB}}$	$\overline{\text{WR}}$	$\overline{\text{LDAC}}$	FUNCTION
L	X	X	X	X	Clears input and DAC registers to zero
H	X	X	X	L	Loads DAC register with contents of input registers
H	X	X	X	H	Freezes contents of DAC register
H	L	H	L	X	Writes MSB byte into MSB input register
H	H	L	L	X	Writes LSB byte into LSB input register
H	L	L	L	X	Writes MSB and LSB bytes into MSB and LSB input registers
H	X	X	H	X	Inhibits write to MSB and LSB input registers
H	H	X	X	X	Inhibits write to MSB input register
H	X	H	X	X	Inhibits write to LSB input register
H	L	L	L	L	Data bus flows directly through input and DAC registers

TIMING DIAGRAM



DEFINITIONS

Resolution (n): Resolution is defined as the number of digital input bits (n). It defines the number of DAC output states (2^n) that divide the full-scale range. Resolution does not imply linearity.

Full-Scale Voltage (V_{FS}): This is the output of the DAC when all bits are set to 1.

Voltage Offset Error (V_{OS}): Normally, the DAC offset is the voltage at the output when the DAC is loaded with all zeros. The DAC can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near 0V resulting in the transfer curve shown in Figure 1.




Figure 1. Effect of Negative Offset

The offset of the part is measured at the code that corresponds to the maximum offset specification:

$$V_{OS} = V_{OUT} - [(Code)(V_{FS})/(2^n - 1)]$$

Least Significant Bit (LSB): One LSB is the ideal voltage difference between two successive codes.

$$LSB = (V_{FS} - V_{OS})/(2^n - 1) = (V_{FS} - V_{OS})/65535$$

Nominal LSBs:

$$LTC1657L \text{ LSB} = 2.5V/65535 = 38.1\mu V$$

DAC Transfer Characteristic:

$$V_{OUT} = G \cdot \left(\frac{REFHI - REFLO}{65536} \right) (CODE) + REFLO$$

$G = 1$ for X1/X2 connected to V_{OUT}

$G = 2$ for X1/X2 connected to GND

CODE = Decimal equivalent of digital input
($0 \leq CODE \leq 65535$)

Zero-Scale Error (ZSE): The output voltage when the DAC is loaded with all zeros. Since this is a single supply part, this value cannot be less than 0V.

Integral Nonlinearity (INL): End-point INL is the maximum deviation from a straight line passing through the end points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below zero, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

$$INL \text{ (In LSBs)} = [V_{OUT} - V_{OS} - (V_{FS} - V_{OS}) \cdot (code/65535)]$$

V_{OUT} = The output voltage of the DAC measured at the given input code

Differential Nonlinearity (DNL): DNL is the difference between the measured change and the ideal one LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

$$DNL = (\Delta V_{OUT} - LSB)/LSB$$

ΔV_{OUT} = The measured voltage difference between two adjacent codes

Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in $nV \cdot s$.

OPERATION

Parallel Interface

The data on the input of the DAC is written into the DAC's input registers when Chip Select ($\overline{\text{CSLSB}}$ and/or $\overline{\text{CSMSB}}$) and $\overline{\text{WR}}$ are at a logic low. The data that is written into the input registers will depend on which of the Chip Selects are at a logic low (see Digital Interface Truth Table). If $\overline{\text{WR}}$ and $\overline{\text{CSLSB}}$ are both low and $\overline{\text{CSMSB}}$ is high, then only data on the eight LSBs (D0 to D7) is written into the input registers. Similarly, if $\overline{\text{WR}}$ and $\overline{\text{CSMSB}}$ are both low and $\overline{\text{CSLSB}}$ is high, then only data on the eight MSBs (D8 to D15) is written into the input registers. Data is written into both the Least Significant Data Bits (D0 to D7) and the Most Significant Bits (D8 to D15) at the same time if $\overline{\text{WR}}$, $\overline{\text{CSLSB}}$ and $\overline{\text{CSMSB}}$ are low. If $\overline{\text{WR}}$ is high or both $\overline{\text{CSMSB}}$ and $\overline{\text{CSLSB}}$ are high, then no data is written into the input registers.

Once data is written into the input registers, it can be written into the DAC register. This will update the analog voltage output of the DAC. The DAC register is written by a logic low on $\overline{\text{LDAC}}$. The data in the DAC register will be held when $\overline{\text{LDAC}}$ is high.

When $\overline{\text{WR}}$, $\overline{\text{CSLSB}}$, $\overline{\text{CSMSB}}$ and $\overline{\text{LDAC}}$ are all low, the registers are transparent and data on pins D0 to D15 flows directly into the DAC register.

For an 8-bit data bus connection, tie the MSB byte data pins to their corresponding LSB byte pins (D15 to D7, D14 to D6, etc).

Power-On Reset

The LTC1657L has an internal power-on reset that resets all internal registers to 0's on power-up (equivalent to the $\overline{\text{CLR}}$ pin function).

Reference

The LTC1657L includes an internal 1.25V reference, giving the LTC1657L a full-scale range of 2.5V in the gain-of-2 configuration. The onboard reference in the LTC1657L is not internally connected to the DAC's reference resistor string but is provided on an adjacent pin for flexibility. Because the internal reference is not internally connected to the DAC resistor ladder, an external reference can be

used or the resistor ladder can be driven by an external source in multiplying applications. The external reference or source must be capable of driving the 16k (minimum) DAC ladder resistance.

Internal reference output voltage noise spectral density can be reduced with a bypass capacitor to ground. (Note: The reference does not require a bypass capacitor to ground for nominal operation.) When bypassing the reference, a small value resistor in series with the capacitor is recommended to help reduce peaking on the output. A 10 Ω resistor in series with a 4.7 μF capacitor is optimum for reducing reference generated noise. Internal reference output noise at 1kHz is typically 80nV/ $\sqrt{\text{Hz}}$.

DAC Resistor Ladder

The high and low end of the DAC ladder resistor string (REFHI and REFLO, respectively) are not connected internally on this part. Typically, REFHI will be connected to REFOUT and REFLO will be connected to GND. X1/X2 connected to GND will give the LTC1657L a full-scale output swing of 2.5V.

Either of these pins can be driven up to $V_{\text{CC}} - 1.5\text{V}$ when using the buffer in the gain-of-1 configuration. The resistor string pins can be driven to $V_{\text{CC}}/2$ when the buffer is in the gain of 2 configuration. The resistance between these two pins is typically 30k (16k min).

Voltage Output

The output buffer for the LTC1657L can be configured for two different gain settings. By tying the X1/X2 pin to GND, the gain is set to 2. By tying the X1/X2 pin to V_{OUT} , the gain is set to unity.

The LTC1657L rail-to-rail buffered output can source or sink 5mA to within 500mV of the positive supply voltage or ground at room temperature. The output stage is equipped with a deglitcher that results in a midscale glitch impulse of 8nV • s. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of 40 Ω when driving a load to the rails.

APPLICATIONS INFORMATION

Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.

If the DAC offset is negative, the output for the lowest codes limits at 0V as shown in Figure 1b.

Similarly, limiting can occur near full scale when the REF pin is tied to $V_{CC}/2$. If $V_{REF} = V_{CC}/2$ and the DAC full-scale

error (FSE) is positive, the output for the highest codes limits at V_{CC} as shown in Figure 1c. No full-scale limiting can occur if V_{REF} is less than $(V_{CC} - FSE)/2$.

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.





Figure 2. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When $V_{REF} = V_{CC}/2$

TYPICAL APPLICATION

This circuit shows how to measure negative offset. Since LTC1657L operates on a single supply, if its offset is negative, the output for code 0 limits at 0V. To measure

this negative offset, a negative supply is needed. Connect resistor R1 as shown in the figure, the output voltage is the offset when code 0 is loaded in.




1657 TA03

PACKAGE DESCRIPTION


Dimensions in inches (millimeters) unless otherwise noted.

GN Package
28-Lead Plastic SSOP (Narrow 0.150)
 (LTC DWG # 05-08-1641)



* DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

** DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE




GN28 (SSOP) 1098

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N Package
28-Lead PDIP (Narrow 0.300)
 (LTC DWG # 05-08-1510)



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

N28 1098

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1446(L)	Dual 12-Bit V_{OUT} DACs in SO-8 Package	$V_{CC} = 5V$ (3V), $V_{OUT} = 0V$ to 4.095V (0V to 2.5V)
LTC1450(L)	Single 12-Bit V_{OUT} DACs with Parallel Interface	$V_{CC} = 5V$ (3V), $V_{OUT} = 0V$ to 4.095V (0V to 2.5V)
LTC1458(L)	Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality	$V_{CC} = 5V$ (3V), $V_{OUT} = 0V$ to 4.095V (0V to 2.5V)
LTC1650	Single 16-Bit V_{OUT} Industrial DAC in 16-Pin SO	$V_{CC} = \pm 5V$, Low Power, Deglitched, 4-Quadrant Multiplying V_{OUT}
LTC1655(L)	Single 16-Bit V_{OUT} DAC with Serial Interface in SO-8	$V_{CC} = 5V$ (3V), Low Power, Deglitched, $V_{OUT} = 0V$ to 4.096V (0V to 2.5V)
LTC1657	Single 16-Bit V_{OUT} DAC with Parallel Interface	$V_{CC} = 5V$, Low Power, Deglitched, $V_{OUT} = 0V$ to 4.096V with Internal Reference