
HM5118165B Series

1048576-word × 16-bit Dynamic Random Access Memory

HITACHI

ADE-203-000 (Z)
Preliminary
Rev. 1.0
Dec. 1, 1995

Description

The Hitachi HM5118165B is a CMOS dynamic RAM organized as 1,048,576-word × 16-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5118165B offers Extended Data Out (EDO) Page Mode as a high speed access mode.

Features

- Single 5 V ($\pm 10\%$)
- High speed
 - Access time : 60 ns/70 ns/80 ns (max)
- Low power dissipation
 - Active mode : 935 mW/825 mW/715mW (max)
 - Standby mode : 11 mW (max)
 : 0.83 mW (max) (L-version)
- EDO page mode capability
- Long refresh period
 - 1024 refresh cycles : 16 ms
 : 128 ms (L-version)
- 4 variations of refresh
 - RAS-only refresh
 - CAS-before-RAS refresh
 - Hidden refresh
 - Self refresh (L-version)
- 2CAS-byte control
- Battery backup operation (L-version)

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

This specification is fully compatible with the 16-Mbit DRAM specifications from TEXAS INSTRUMENTS.


HM5118165B Series

Ordering Information

Type No.	Access time	Package
HM5118165BJ-6	60 ns	400-mil 42-pin plastic SOJ (CP-42D)
HM5118165BJ-7	70 ns	
HM5118165BJ-8	80 ns	
HM5118165BLJ-6	60 ns	
HM5118165BLJ-7	70 ns	
HM5118165BLJ-8	80 ns	
HM5118165BTT-6	60 ns	400-mil 50-pin plastic TSOP II (TTP-50/44DC)
HM5118165BTT-7	70 ns	
HM5118165BTT-8	80 ns	
HM5118165BLTT-6	60 ns	
HM5118165BLTT-7	70 ns	
HM5118165BLTT-8	80 ns	

HM5118165B Series

Pin Arrangement




Pin Description

Pin name	Function
A0 to A9	Address input
A0 to A9	Refresh address input
I/O0 to I/O15	Data input/Data output
RAS	Row address strobe
UCAS, LCAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V _{cc}	Power supply (+5 V)
V _{ss}	Ground
NC	No connection

HITACHI

HM5118165B Series

Block Diagram



HITACHI

Truth Table

RAS	LCAS	UCAS	WE	OE	Output	Operation	
H	D	D	D	D	Open	Standby	
L	L	H	H	L	Valid	Lower byte	Read cycle
L	H	L	H	L	Valid	Upper byte	
L	L	L	H	L	Valid	Word	
L	L	H	L ²	D	Open	Lower byte	Early write cycle
L	H	L	L ²	D	Open	Upper byte	
L	L	L	L ²	D	Open	Word	
L	L	H	L ²	H	Undefined	Lower byte	Delayed write cycle
L	H	L	L ²	H	Undefined	Upper byte	
L	L	L	L ²	H	Undefined	Word	
L	L	H	H to L	L to H	Valid	Lower byte	Read-modify-write cycle
L	H	L	H to L	L to H	Valid	Upper byte	
L	L	L	H to L	L to H	Valid	Word	
L	H	H	D	D	Open	Word	RAS-only refresh cycle
H to L	H	L	D	D	Open	Word	CAS-before-RAS refresh cycle or
H to L	L	H	D	D	Open	Word	Self refresh cycle (L-version)
H to L	L	L	D	D	Open	Word	
L	L	L	H	H	Open	Read cycle (Output disabled)	

Notes: 1. H: High (inactive) L: Low (active) D: H or L

2. $t_{wCS} \geq 0$ ns Early write cycle
 $t_{wCS} < 0$ ns Delayed write cycle
3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by the earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.) However write OPERATION and output HIZ control are done independently by each UCAS, LCAS.
ex. if RAS = H to L, UCAS = H, LCAS = L, then CAS-before-RAS refresh cycle is selected.

HM5118165B Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{ss}	V _T	-1.0 to +7.0	V
Supply voltage relative to V _{ss}	V _{cc}	-1.0 to +7.0	V
Short circuit output current	I _{out}	50	mA
Power dissipation	P _T	1.0	W
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +125	°C

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V _{cc}	4.5	5.0	5.5	V	1, 2
Input high voltage	V _{ih}	2.4	—	6.5	V	1
Input low voltage	V _{il}	-1.0	—	0.8	V	1

Notes: 1. All voltage referred to V_{ss}

2. The supply voltage with all V_{cc} pins must be on the same level. The supply voltage with all V_{ss} pins must be on the same level.

DC Characteristics (Ta = 0 to +70°C, V_{cc} = 5 V ± 10%, V_{ss} = 0 V)

Parameter	Symbol	HM5118165B						Test conditions	
		-6	-7	-8	Min	Max	Min	Max	
Operating current ^{1, 2}	I _{cc1}	—	170	—	150	—	130	mA	t _{rc} = min
Standby current	I _{cc2}	—	2	—	2	—	2	mA	TTL interface RAS, UCAS, LCAS = V _{ih} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface RAS, UCAS, LCAS ≥ V _{cc} - 0.2 V Dout = High-Z
Standby current (L-version)	I _{cc2}	—	150	—	150	—	150	μA	CMOS interface RAS, UCAS, LCAS ≥ V _{cc} - 0.2 V Dout = High-Z

HM5118165B Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$) (cont)

HM5118165B									
Parameter	Symbol	-6		-7		-8		Unit	Test conditions
		Min	Max	Min	Max	Min	Max		
RAS-only refresh current ²	I_{CC3}	—	170	—	150	—	130	mA	$t_{RC} = \text{min}$
Standby current ¹	I_{CC5}	—	5	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{UCAS}} = \overline{\text{LCAS}} = V_{IL}$ $Dout = \text{enable}$
CAS-before-RAS refresh current	I_{CC6}	—	170	—	150	—	130	mA	$t_{RC} = \text{min}$
EDO page mode current ^{1, 3}	I_{CC7}	—	185	—	165	—	150	mA	$t_{HPC} = \text{min}$
Battery backup current ⁴ (Standby with CBR refresh) (L-version)	I_{CC10}	—	500	—	500	—	500	μA	CMOS interface $Dout = \text{High-Z}$ CBR refresh: $t_{RC} = 125 \mu\text{s}$ $t_{RAS} \leq 0.3 \mu\text{s}$
Self refresh mode current	I_{CC11}	—	300	—	300	—	300	μA	CMOS interface $\overline{\text{RAS}}, \overline{\text{UCAS}}, \overline{\text{LCAS}} \leq 0.2 \text{ V}$ $Dout = \text{High-Z}$
Input leakage current	I_{LI}	-10	10	-10	10	-10	10	μA	$0 \text{ V} \leq V_{in} \leq 7 \text{ V}$
Output leakage current	I_{LO}	-10	10	-10	10	-10	10	μA	$0 \text{ V} \leq V_{out} \leq 7 \text{ V}$ $Dout = \text{disable}$
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High $I_{out} = -2 \text{ mA}$
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 2 \text{ mA}$

- Notes:
1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less while $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}} = V_{IH}$.
 4. $V_{IH} \geq V_{CC} - 0.2 \text{ V}$, $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C_{IO}	—	7	pF	1, 2

- Notes :
1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{RAS}}, \overline{\text{UCAS}}$ and $\overline{\text{LCAS}} = V_{IH}$ to disable Dout.

HM5118165B Series

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)^{*1, *2, *18}

Test Conditions

- Input rise and fall time: 2 ns
- Input levels: 0 V, 3.0 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM5118165B						Unit	Notes		
		-6		-7		-8					
		Min	Max	Min	Max	Min	Max				
Random read or write cycle time	t _{RC}	104	—	124	—	144	—	ns			
RAS precharge time	t _{RP}	40	—	50	—	60	—	ns			
CAS precharge time	t _{CP}	10	—	13	—	15	—	ns			
RAS pulse width	t _{RAS}	60	10000	70	10000	80	10000	ns			
CAS pulse width	t _{CAS}	10	10000	13	10000	15	10000	ns			
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns			
Row address hold time	t _{RAH}	10	—	10	—	10	—	ns			
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	21		
Column address hold time	t _{CAH}	10	—	13	—	15	—	ns	21		
RAS to CAS delay time	t _{RCD}	20	45	20	52	20	60	ns	3		
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	4		
RAS hold time	t _{RSH}	15	—	18	—	20	—	ns			
CAS hold time	t _{CSH}	48	—	58	—	68	—	ns			
CAS to RAS precharge time	t _{CRP}	5	—	5	—	5	—	ns			
OE to Din delay time	t _{OED}	15	—	18	—	20	—	ns	5		
OE delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	6		
CAS delay time from Din	t _{DZC}	0	—	0	—	0	—	ns	6		
Transition time (rise and fall)	t _T	2	50	2	50	2	50	ns	7		

HM5118165B Series

Read Cycle

Parameter	Symbol	HM5118165B				Unit	Notes
		-6	-7	-8			
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80 ns 8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	18	—	20 ns 9, 10, 17
Access time from address	t_{AA}	—	30	—	35	—	40 ns 9, 11, 17
Access time from $\overline{\text{OE}}$	t_{OEA}	—	15	—	18	—	20 ns 9
Read command setup time	t_{RCS}	0	—	0	—	0	— ns 21
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	— ns 12, 22
Read command hold time from $\overline{\text{RAS}}$	t_{RCHR}	60	—	70	—	80	— ns
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	5	—	5	—	5	— ns 12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	40	— ns
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	18	—	23	—	28	— ns
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	— ns
Output data hold time	t_{OH}	3	—	3	—	3	— ns 27
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	— ns
Output buffer turn-off time	t_{OFF}	—	15	—	15	—	15 ns 13, 27
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	15	—	15	—	15 ns 13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	18	—	20	— ns 5
Output data hold time from $\overline{\text{RAS}}$	t_{OHR}	3	—	3	—	3	— ns 27
Output buffer turn-off to $\overline{\text{RAS}}$	t_{OFF}	—	15	—	15	—	15 ns 27
Output buffer turn-off to $\overline{\text{WE}}$	t_{WEZ}	—	15	—	15	—	15 ns
$\overline{\text{WE}}$ to Din delay time	t_{WED}	15	—	18	—	20	— ns
$\overline{\text{RAS}}$ to Din delay time	t_{RDD}	15	—	18	—	20	— ns

HM5118165B Series

Write Cycle

HM5118165B									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	14, 21
Write command hold time	t_{WCH}	10	—	13	—	15	—	ns	21
Write command pulse width	t_{WP}	10	—	10	—	10	—	ns	
Write command to \overline{RAS} lead time	t_{RWL}	10	—	13	—	15	—	ns	
Write command to \overline{CAS} lead time	t_{CWL}	10	—	13	—	15	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	15
Data-in hold time	t_{DH}	10	—	13	—	15	—	ns	15

Read-Modify-Write Cycle

HM5118165B									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	136	—	161	—	185	—	ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	79	—	92	—	104	—	ns	14
\overline{CAS} to \overline{WE} delay time	t_{CWD}	34	—	40	—	44	—	ns	14
Column address to \overline{WE} delay time	t_{AWD}	49	—	57	—	64	—	ns	14
\overline{OE} hold time from \overline{WE}	t_{OEH}	15	—	18	—	20	—	ns	

Refresh Cycle

HM5118165B									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	21
CAS hold time (CBR refresh cycle)	t_{CHR}	10	—	10	—	10	—	ns	
RAS precharge to \overline{CAS} hold time	t_{RPC}	0	—	0	—	0	—	ns	21

HM5118165B Series

EDO Page Mode Cycle

HM5118165B									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
EDO page mode cycle time	t_{HPC}	25	—	30	—	35	—	ns	25
EDO page mode \overline{RAS} pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	16
Access time from \overline{CAS} precharge	t_{CPA}	—	35	—	40	—	45	ns	9, 17
RAS hold time from \overline{CAS} precharge	t_{CPRH}	35	—	40	—	45	—	ns	
Output data hold time from \overline{CAS} low	t_{DOH}	3	—	3	—	3	—	ns	9, 17
CAS hold time referred \overline{OE}	t_{COL}	10	—	13	—	15	—	ns	
CAS to \overline{OE} setup time	t_{COP}	5	—	5	—	5	—	ns	
Read command hold time from \overline{CAS} precharge	t_{RCHC}	35	—	40	—	45	—	ns	

EDO Page Mode Read-Modify-Write Cycle

HM5118165B									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
EDO page mode read-modify-write cycle time	t_{HPRWC}	68	—	79	—	88	—	ns	
WE delay time from \overline{CAS} precharge	t_{CPW}	54	—	62	—	69	—	ns	14

Refresh

Parameter	Symbol	Max	Unit	Note
Refresh period	t_{REF}	16	ms	1024 cycles
Refresh period (L-version)	t_{REF}	128	ms	1024 cycles

HM5118165B Series

Self Refresh Mode (L-version)

HM5118165BL									
Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
RAS pulse width (self refresh)	t_{RASS}	100	—	100	—	100	—	μs	
RAS precharge time (self refresh)	t_{RPS}	110	—	130	—	150	—	ns	
CAS hold time (self refresh)	t_{CHS}	-50	—	-50	—	-50	—	ns	

- Notes:
1. AC measurements assume $t_T = 2$ ns.
 2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh).
 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if $t_{RCD} \geq t_{RAD}$ (max) + t_{AA} (max) - t_{CAC} (max), then access time is controlled exclusively by t_{CAC} .
 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
 5. Either t_{OED} or t_{CDD} must be satisfied.
 6. Either t_{DZO} or t_{DZC} must be satisfied.
 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
 8. Assumes that $t_{RCD} \leq t_{RAD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
 10. Assumes that $t_{RCD} \geq t_{RAD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\geq t_{RAD} + t_{AA}$ (max).
 11. Assumes that $t_{RAD} \geq t_{RAD}$ (max) and $t_{RAD} + t_{CAC}$ (max) $\leq t_{RAD} + t_{AA}$ (max).
 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
 13. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}$ (min), $t_{CWD} \geq t_{CWD}$ (min), and $t_{AWD} \geq t_{AWD}$ (min), or $t_{CWD} \geq t_{CWD}$ (min), $t_{AWD} \geq t_{AWD}$ (min) and $t_{CPW} \geq t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 15. These parameters are referred to \overline{UCAS} and \overline{LCAS} leading edge in early write cycles and to \overline{WE} leading edge in delayed write or read-modify-write cycles.
 16. t_{RASP} defines \overline{RAS} pulse width in EDO page mode cycles.
 17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
 18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device. After \overline{RAS} is reset, if $t_{OEH} \geq t_{CWL}$, the I/O pin will remain open circuit (high impedance); if $t_{OEH} < t_{CWL}$, invalid data will be out at each I/O.
 19. When both \overline{UCAS} and \overline{LCAS} go low at the same time, all 16-bit data are written into the device. \overline{UCAS} and \overline{LCAS} cannot be staggered within the same write/read cycles.

HM5118165B Series


- 20 All the V_{CC} and V_{SS} pins shall be supplied with the same voltages.
21. t_{ASC} , t_{CAH} , t_{RCS} , t_{WCS} , t_{WCH} , t_{CSR} and t_{RPC} are determined by the earlier falling edge of \overline{UCAS} or \overline{LCAS} .
22. t_{CRP} , t_{CHR} , t_{RCH} , t_{CPA} and t_{CPW} are determined by the later rising edge of \overline{UCAS} or \overline{LCAS} .
23. t_{CWL} , t_{DH} , t_{DS} and t_{CHS} should be satisfied by both \overline{UCAS} and \overline{LCAS} .
24. t_{CP} is determined by the time that both \overline{UCAS} and \overline{LCAS} are high.
25. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode \overline{RAS} cycle (EDO page mode mix cycle (1), (2)), minimum value of \overline{CAS} cycle ($t_{CAS} + t_{CP} + 2 t_r$) becomes greater than the specified t_{HPC} (min) value. The value of \overline{CAS} cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
26. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade V_{IH} min/ V_{IL} max level.
27. Data output turns off and becomes high impedance from later rising edge of \overline{RAS} and \overline{CAS} . Hold time and turn off time are specified by the timing specifications of later rising edge of \overline{RAS} and \overline{CAS} between $t_{OH\bar{R}}$ and t_{OH} , and between $t_{OFF\bar{R}}$ and t_{OFF} .
28. Please do not use t_{RASS} timing, $10 \mu s \leq t_{RASS} \leq 100 \mu s$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100 \mu s$, then \overline{RAS} precharge time should use $t_{RP\bar{S}}$ instead of t_{RP} .
29. If you use distributed CBR refresh mode with $15.6 \mu s$ interval in normal read/write cycle, CBR refresh should be executed within $15.6 \mu s$ immediately after exiting from and before entering into self refresh mode.
30. If you use \overline{RAS} only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with $15.6 \mu s$ interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
31. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
32.  H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max))
 Invalid Dout

HM5118165B Series


Notes concerning 2CAS control

Please do not separate the UCAS/LCAS operation timing intentionally. However skew between UCAS/LCAS are allowed under the following conditions.

1. Each of the UCAS/LCAS should satisfy the timing specifications individually.
2. Different operation mode for upper/lower byte is not allowed; such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, EDO page mode can be performed.



4. Byte control operation by remaining UCAS or LCAS high is guaranteed.


Timing Waveforms^{*32}

Read Cycle




HM5118165B Series

Early Write Cycle




Delayed Write Cycle^{*18}



HM5118165B Series


Read-Modify-Write Cycle^{*18}



HITACHI


18

RAS-Only Refresh Cycle




HM5118165B Series

CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle




HM5118165B Series

EDO Page Mode Read Cycle




HITACHI
22

EDO Page Mode Read Cycle (2CAS)




HM5118165B Series

EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle^{*18}




HM5118165B Series

EDO Page Mode Read-Modify-Write Cycle^{*18}




EDO Page Mode Mix Cycle (1)




HM5118165B Series

EDO Page Mode Mix Cycle (2)



HM5118165B Series

Self Refresh Cycle (L-version)^{*28, 29, 30, 31}




*Address, \overline{OE} , \overline{WE} : H or L

HM5118165B Series

Package Dimensions

HM5118165BJ/ALJ Series (CP-42D)

Unit: mm



HM5118165B Series

HM5118165BTT/ALTT Series (TTP-50/44DC)

Unit: mm

