

**128M-bit Synchronous DRAM
4-bank, LVTTL
WTR (Wide Temperature Range)**

Description

The μPD45128163 is high-speed 134,217,728-bit synchronous dynamic random-access memory, organized as $2,097,152 \times 16 \times 4$ (word $\times$ bit $\times$ bank).

The synchronous DRAM achieved high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAM is compatible with Low Voltage TTL (LVTTL).

This product is packaged in 54-pin TSOP (II).

Features


- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
 - Pulsed interface
 - Possible to assert random column address in every cycle
 - Quad internal banks controlled by BA0(A13) and BA1(A12)
 - Byte control by LDQM and UDQM
 - Programmable Wrap sequence (Sequential / Interleave)
 - Programmable burst length (1, 2, 4, 8 and full page)
 - Programmable /CAS latency (2 and 3)
 - Ambient temperature (T_A): -40 to + 85°C
 - Automatic precharge and controlled precharge
 - CBR (Auto) refresh and self refresh
 - $\times 16$ organization
 - Single 3.3 V $\pm$ 0.3 V power supply
 - LVTTL compatible inputs and outputs
 - 4,096 refresh cycles / 64 ms
 - Burst termination by Burst stop command and Precharge command
 - TSOP (II) package with lead free solder (Sn-Bi)
- RoHS compliant

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.

Ordering Information

Part number	Organization (word $\times$ bit $\times$ bank)	Clock frequency MHz (MAX.)	Package	Note
μ PD45128163G5-A75I-9JF-E	2M $\times$ 16 $\times$ 4	133	54-pin Plastic TSOP (II)	Ambient temperature $T_A = -40$ to $+85^\circ\text{C}$
μ PD45128163G5-A75LI-9JF-E				


Part Number
[x16]



Pin Configurations


/xxx indicates active low signal.

54-pin Plastic TSOP (II)
2M words × 16 bits × 4 banks



A0 to A11 ^{Note} : Address inputs
 BA0(A13), BA1(A12) : Bank select
 DQ0 to DQ15 : Data inputs / outputs
 CLK : Clock input
 CKE : Clock enable
 /CS : Chip select
 /RAS : Row address strobe
 /CAS : Column address strobe
 /WE : Write enable
 LDQM : Lower DQ mask enable
 UDQM : Upper DQ mask enable
 Vcc : Supply voltage
 Vss : Ground
 VccQ : Supply voltage for DQ
 VssQ : Ground for DQ
 NC : No connection

Note A0 to A11 : Row address inputs
 A0 to A8 : Column address inputs

Block Diagram

CONTENTS

1. Input / Output Pin Function	8
2. Commands	9
3. Simplified State Diagram	12
4. Truth Table	13
4.1 Command Truth Table	13
4.2 DQM Truth Table	13
4.3 CKE Truth Table	13
4.4 Operative Command Table	14
4.5 Command Truth Table for CKE	17
5. Initialization	18
6. Programming the Mode Register	19
7. Mode Register	20
7.1 Burst Length and Sequence	21
8. Address Bits of Bank-Select and Precharge	24
9. Precharge	23
10. Auto Precharge	24
10.1 Read with Auto Precharge	24
10.2 Write with Auto Precharge	25
11. Read / Write Command Interval	26
11.1 Read to Read Command Interval	26
11.2 Write to Write Command Interval	26
11.3 Write to Read Command Interval	27
11.4 Read to Write Command Interval	28
12. Burst Termination	29
12.1 Burst Stop Command	29
12.2 Precharge Termination	30
12.2.1 Precharge Termination in READ Cycle	30
12.2.2 Precharge Termination in WRITE Cycle	31

13. Electrical Specifications	32
13.1 AC Parameters for Read Timing	37
13.2 AC Parameters for Write Timing	39
13.3 Relationship between Frequency and Latency	40
13.4 Mode Register Set	41
13.5 Power on Sequence and CBR (Auto) Refresh	42
13.6 /CS Function	43
13.7 Clock Suspension during Burst Read (using CKE Function)	44
13.8 Clock Suspension during Burst Write (using CKE Function)	46
13.9 Power Down Mode and Clock Mask	48
13.10 CBR (Auto) Refresh	49
13.11 Self Refresh (Entry and Exit)	50
13.12 Random Column Read (Page with Same Bank)	51
13.13 Random Column Write (Page with Same Bank)	53
13.14 Random Row Read (Ping-Pong Banks)	55
13.15 Random Row Write (Ping-Pong Banks)	57
13.16 Read and Write	59
13.17 Interleaved Column Read Cycle	61
13.18 Interleaved Column Write Cycle	63
13.19 Auto Precharge after Read Burst	65
13.20 Auto Precharge after Write Burst	67
13.21 Full Page Read Cycle	69
13.22 Full Page Write Cycle	71
13.23 Byte Write Operation	73
13.24 Burst Read and Single Write (Option)	75
13.25 Full Page Random Column Read	77
13.26 Full Page Random Column Write	79
13.27 PRE (Precharge) Termination of Burst	81
14. Package Drawing	83
15. Recommended Soldering Conditions	84

1. Input / Output Pin Function

Pin name	Input / Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the μPD45128xxx suspends operation. When the μPD45128xxx is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low.
/CS	Input	/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.
/RAS, /CAS, /WE	Input	/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table.
A0 - A11	Input	Row Address is determined by A0 - A11 at the CLK (clock) rising edge in the active command cycle. It does not depend on the bit organization. Column Address is determined by A0 - A9, A11 at the CLK rising edge in the read or write command cycle. It depends on the bit organization: A0 - A8 for ×16 device. A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged; when A10 is low, only the bank selected by BA0(A13) and BA1(A12) is precharged. When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.
BA0, BA1	Input	BA0(A13) and BA1(A12) are the bank select signal. In command cycle, BA0(A13) and BA1(A12) low select bank A, BA0(A13) high and BA1(A12) low select bank B, BA0(A13) low and BA1(A12) high select bank C and then BA0(A13) and BA1(A12) high select bank D.
UDQM, LDQM	Input	DQM controls I/O buffers. In ×16 products, UDQM and LDQM control upper byte and lower byte I/O buffers, respectively. In read mode, UDQM and LDQM controls the output buffers like a conventional /OE pin. UDQM and LDQM high and UDQM and LDQM low turn the output buffers off and on, respectively. The UDQM and LDQM latency for the read is two clocks. In write mode, UDQM and LDQM controls the word mask. Input data is written to the memory cell if UDQM and LDQM is low but not if UDQM and LDQM is high. The UDQM and LDQM latency for the write is zero.
DQ0 - DQ15	Input / Output	DQ pins have the same function as I/O pins on a conventional DRAM.
V _{cc} , V _{ss} , V _{ccQ} , V _{ssQ}	(Power supply)	V _{cc} and V _{ss} are power supply pins for internal circuits. V _{ccQ} and V _{ssQ} are power supply pins for the output buffers.

2. Commands

Mode register set command


(/CS, /RAS, /CAS, /WE = Low)

The μ PD45128xxx has a mode register that defines how the device operates. In this command, A0 through A11, BA0(A13) and BA1(A12) are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when all banks are in idle state.

During 2 CLK (t_{RSC}) following this command, the μ PD45128xxx cannot accept any other commands.

Fig.1 Mode register set command



Activate command

(/CS, /RAS = Low, /CAS, /WE = High)


The μ PD45128xxx has four banks, each with 4,096 rows.

This command activates the bank selected by BA0(A13) and

BA1(A12) and a row address selected by A0 through A11.

This command corresponds to a conventional DRAM's /RAS falling.

Fig.2 Row address strobe and bank activate command



Precharge command


(/CS, /RAS, /WE = Low, /CAS = High)

This command begins precharge operation of the bank selected by BA0(A13) and BA1(A12). When A10 is High, all banks are precharged, regardless of BA0(A13) and BA1(A12). When A10 is Low, only the bank selected by BA0(A13) and BA1(A12) is precharged.

After this command, the μ PD45128xxx can't accept the activate command to the precharging bank during t_{RP} (precharge to activate command period).

This command corresponds to a conventional DRAM's /RAS rising.

Fig.3 Precharge command




Write command

(/CS, /CAS, /WE = Low, /RAS = High)

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst mode can input with this command with subsequent data on following clocks.


Fig.4 Column address and write command

**Read command**

(/CS, /CAS = Low, /RAS, /WE = High)

Read data is available after /CAS latency requirements have been met. This command sets the burst start address given by the column address.

Fig.5 Column address and read command

**CBR (auto) refresh command**

(/CS, /RAS, /CAS = Low, /WE, CKE = High)


This command is a request to begin the CBR (auto) refresh operation. The refresh address is generated internally.

Before executing CBR (auto) refresh, all banks must be precharged.

After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During t_{RC} period (from refresh command to refresh or activate command), the μ PD45128xxx cannot accept any other command.

Fig.6 CBR (auto) refresh command



Self refresh entry command


(/CS, /RAS, /CAS, CKE = Low, /WE = High)

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the μ PD45128xxx exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, all banks must be precharged.


Fig.7 Self refresh entry command

**Burst stop command**

(/CS, /WE = Low, /RAS, /CAS = High)

This command can stop the current burst operation.


Fig.8 Burst stop command in Full Page Mode

**No operation**


(/CS = Low, /RAS, /CAS, /WE = High)

This command is not an execution command. No operations begin or terminate by this command.

Fig.9 No operation



3. Simplified State Diagram



4. Truth Table

4.1 Command Truth Table

Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	BA1, BA0	A10	A11, A9 - A0
		n - 1	n							
Device deselect	DESL	H	×	H	×	×	×	×	×	×
No operation	NOP	H	×	L	H	H	H	×	×	×
Burst stop	BST	H	×	L	H	H	L	×	×	×
Read	READ	H	×	L	H	L	H	V	L	V
Read with auto precharge	READA	H	×	L	H	L	H	V	H	V
Write	WRIT	H	×	L	H	L	L	V	L	V
Write with auto precharge	WRITA	H	×	L	H	L	L	V	H	V
Bank activate	ACT	H	×	L	L	H	H	V	V	V
Precharge select bank	PRE	H	×	L	L	H	L	V	L	×
Precharge all banks	PALL	H	×	L	L	H	L	×	H	×
Mode register set	MRS	H	×	L	L	L	L	L	L	V

Remark H = High level, L = Low level, × = High or Low level (Don't care), V = Valid data input

4.2 DQM Truth Table

Function	Symbol	CKE		DQM	
		n - 1	n	U	L
Upper byte write enable / output enable	ENBU	H	×	L	×
Lower byte write enable / output enable	ENBL	H	×	×	L
Upper byte write inhibit / output disable	MASKU	H	×	H	×
Lower byte write inhibit / output disable	MASKL	H	×	×	H

Remark H = High level, L = Low level, × = High or Low level (Don't care)

4.3 CKE Truth Table

Current state	Function	Symbol	CKE		/CS	/RAS	/CAS	/WE	Address
			n - 1	n					
Activating	Clock suspend mode entry		H	L	×	×	×	×	×
Any	Clock suspend mode		L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit		L	H	×	×	×	×	×
Idle	CBR (auto) refresh command	REF	H	H	L	L	L	H	×
Idle	Self refresh entry	SELF	H	L	L	L	L	H	×
Self refresh	Self refresh exit		L	H	L	H	H	H	×
			L	H	H	×	×	×	×
Idle	Power down entry		H	L	×	×	×	×	×
Power down	Power down exit		L	H	H	×	×	×	×
			L	H	L	H	H	H	×

Remark H = High level, L = Low level, × = High or Low level (Don't care)

4.4 Operative Command Table ^{Note1}

(1/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Idle	H	×	×	×	×	DESL	Nop or power down	2
	L	H	H	×	×	NOP or BST	Nop or power down	2
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	Row activating	
	L	L	H	L	BA, A10	PRE/PALL	Nop	
	L	L	L	H	×	REF/SELF	CBR (auto) refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
Row active	H	×	×	×	×	DESL	Nop	
	L	H	H	×	×	NOP or BST	Nop	
	L	H	L	H	BA, CA, A10	READ/READA	Begin read : Determine AP	5
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Begin write : Determine AP	5
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Precharge	6
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Read	H	×	×	×	×	DESL	Continue burst to end → Row active	
	L	H	H	H	×	NOP	Continue burst to end → Row active	
	L	H	H	L	×	BST	Burst stop → Row active	
	L	H	L	H	BA, CA, A10	READ/READA	Terminate burst, new read : Determine AP	7
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, start write : Determine AP	7, 8
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Terminate burst, precharging	
	L	L	L	H	×	REF/SELF	ILLEGAL	
Write	L	L	L	L	Op-Code	MRS	ILLEGAL	
	H	×	×	×	×	DESL	Continue burst to end → Write recovering	
	L	H	H	H	×	NOP	Continue burst to end → Write recovering	
	L	H	H	L	×	BST	Burst stop → Row active	
	L	H	L	H	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP	7, 8
	L	H	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP	7
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Terminate burst, precharging	9
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

(2/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Read with auto precharge	H	×	×	×	×	DESL	Continue burst to end → Precharging	
	L	H	H	H	×	NOP	Continue burst to end → Precharging	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write with auto precharge	H	×	×	×	×	DESL	Continue burst to end → Write recovering with auto precharge	
	L	H	H	H	×	NOP	Continue burst to end → Write recovering with auto precharge	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Precharging	H	×	×	×	×	DESL	Nop → Enter idle after t _{RP}	
	L	H	H	H	×	NOP	Nop → Enter idle after t _{RP}	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	Nop → Enter idle after t _{RP}	
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Row activating	H	×	×	×	×	DESL	Nop → Enter bank active after t _{RCD}	
	L	H	H	H	×	NOP	Nop → Enter bank active after t _{RCD}	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3, 10
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

(3/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Write recovering	H	×	×	×	×	DESL	Nop → Enter row active after t _{DPL}	
	L	H	H	H	×	NOP	Nop → Enter row active after t _{DPL}	
	L	H	H	L	×	BST	Nop → Enter row active after t _{DPL}	
	L	H	L	H	BA, CA, A10	READ/READA	Start read, Determine AP	8
	L	H	L	L	BA, CA, A10	WRIT/WRITA	New write, Determine AP	
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write recovering with auto precharge	H	×	×	×	×	DESL	Nop → Enter precharge after t _{DPL}	
	L	H	H	H	×	NOP	Nop → Enter precharge after t _{DPL}	
	L	H	H	L	×	BST	Nop → Enter precharge after t _{DPL}	
	L	H	L	H	BA, CA, A10	READ/READA	ILLEGAL	3, 8
	L	H	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BA, RA	ACT	ILLEGAL	3
	L	L	H	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	H	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Refreshing	H	×	×	×	×	DESL	Nop → Enter idle after t _{RC}	
	L	H	H	×	×	NOP/BST	Nop → Enter idle after t _{RC}	
	L	H	L	×	×	READ/WRIT	ILLEGAL	
	L	L	H	×	×	ACT/PRE/PALL	ILLEGAL	
	L	L	L	×	×	REF/SELF/MRS	ILLEGAL	
Mode register accessing	H	×	×	×	×	DESL	Nop → Enter idle after t _{RSC}	
	L	H	H	H	×	NOP	Nop → Enter idle after t _{RSC}	
	L	H	H	L	×	BST	ILLEGAL	
	L	H	L	×	×	READ/WRIT	ILLEGAL	
	L	L	×	×	×	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

- Notes**
1. All entries assume that CKE was active (High level) during the preceding clock cycle.
 2. If all banks are idle, and CKE is inactive (Low level), μPD45128xxx will enter Power down mode. All input buffers except CKE will be disabled.
 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
 4. If all banks are idle, and CKE is inactive (Low level), μPD45128xxx will enter Self refresh mode. All input buffers except CKE will be disabled.
 5. Illegal if t_{RCD} is not satisfied.
 6. Illegal if t_{RAS} is not satisfied.
 7. Must satisfy burst interrupt condition.
 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
 9. Must mask preceding data which don't satisfy t_{DPL}.
 10. Illegal if t_{RRD} is not satisfied.

Remark H = High level, L = Low level, × = High or Low level (Don't care), V = Valid data

4.5 Command Truth Table for CKE

Current State	CKE		/CS	/RAS	/CAS	/WE	Address	Action	Notes
	n – 1	n							
Self refresh	H	×	×	×	×	×	×	INVALID, CLK (n – 1) would exit self refresh	
	L	H	H	×	×	×	×	Self refresh recovery	
	L	H	L	H	H	×	×	Self refresh recovery	
	L	H	L	H	L	×	×	ILLEGAL	
	L	H	L	L	×	×	×	ILLEGAL	
	L	L	×	×	×	×	×	Maintain self refresh	
Self refresh recovery	H	H	H	×	×	×	×	Idle after t _{RC}	
	H	H	L	H	H	×	×	Idle after t _{RC}	
	H	H	L	H	L	×	×	ILLEGAL	
	H	H	L	L	×	×	×	ILLEGAL	
	H	L	H	×	×	×	×	ILLEGAL	
	H	L	L	H	H	×	×	ILLEGAL	
	H	L	L	H	L	×	×	ILLEGAL	
	H	L	L	L	×	×	×	ILLEGAL	
Power down	H	×	×	×	×	×		INVALID, CLK (n – 1) would exit power down	
	L	H	H	×	×	×	×	EXIT power down → Idle	
	L	H	L	H	H	H	×	EXIT power down → Idle	
	L	L	×	×	×	×	×	Maintain power down mode	
All banks idle	H	H	H	×	×	×		Refer to operations in Operative Command Table	
	H	H	L	H	×	×		Refer to operations in Operative Command Table	
	H	H	L	L	H	×		Refer to operations in Operative Command Table	
	H	H	L	L	L	H	×	CBR (auto) Refresh	
	H	H	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	H	L	H	×	×	×		Refer to operations in Operative Command Table	
	H	L	L	H	×	×		Refer to operations in Operative Command Table	
	H	L	L	L	H	×		Refer to operations in Operative Command Table	
	H	L	L	L	L	H	×	Self refresh	1
	H	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	×	×	×	×	×	×	Power down	1
Row active	H	×	×	×	×	×	×	Refer to operations in Operative Command Table	
	L	×	×	×	×	×	×	Power down	1
Any state other than listed above	H	H	×	×	×	×		Refer to operations in Operative Command Table	
	H	L	×	×	×	×	×	Begin clock suspend next cycle	2
	L	H	×	×	×	×	×	Exit clock suspend next cycle	
	L	L	×	×	×	×	×	Maintain clock suspend	

Notes 1. Self refresh can be entered only from the all banks idle state. Power down can be entered only from all banks idle or row active state.

2. Must be legal command as defined in Operative Command Table.

Remark H = High level, L = Low level, × = High or Low level (Don't care)

5. Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 100 μ s or longer pause must precede any signal toggling.
- (2) After the pause, all banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum t_{RP} is satisfied, the mode register can be programmed. After the mode register set cycle, t_{RSC} (2 CLK minimum) pause must be satisfied as well.
- (4) Two or more CBR (Auto) refresh must be performed.

Remarks 1. The sequence of Mode register programming and Refresh above may be transposed.
2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.

6. Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits A11 through A0, BA0(A13) and BA1(A12) as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options : A11 through A7, BA0(A13), BA1(A12)
/CAS latency : A6 through A4
Wrap type : A3
Burst length : A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK have elapsed.

/CAS Latency

/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. **13.3 Relationship between Frequency and Latency** shows the relationship of /CAS latency to the clock period and the speed grade of the device.

Burst Length

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is completed, the output bus will become Hi-Z.

The burst length is programmable as 1, 2, 4, 8 or full page.

Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.

Some microprocessor cache systems are optimized for sequential addressing and others for interleaved addressing.

7.1 Burst Length and Sequence shows the addressing sequence for each burst length using them. Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.

7. Mode Register

BA0 BA1
(A13) (A12) A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

0	0	0	0	0	0	1								
---	---	---	---	---	---	---	--	--	--	--	--	--	--	--

JEDEC Standard Test Set (refresh counter test)

BA0 BA1
(A13) (A12) A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

x	x	x	x	1	0	0	LTMODE		WT		BL		
---	---	---	---	---	---	---	--------	--	----	--	----	--	--

Burst Read and Single Write
(for Write Through Cache)

BA0 BA1
(A13) (A12) A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

					1	0							
--	--	--	--	--	---	---	--	--	--	--	--	--	--

Use in future

BA0 BA1
(A13) (A12) A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

x	x	x	x	x	1	1	V	V	V	V	V	V	V
---	---	---	---	---	---	---	---	---	---	---	---	---	---

Vender Specific

BA0 BA1
(A13) (A12) A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

0	0	0	0	0	0	0	LTMODE		WT		BL		
---	---	---	---	---	---	---	--------	--	----	--	----	--	--

Mode Register Set

V = Valid
x = Don't care


Burst length	Bits2-0	WT = 0	WT = 1
	000	1	1
	001	2	2
	010	4	4
	011	8	8
	100	R	R
	101	R	R
	110	R	R
	111	Full page	R

Wrap type	0	Sequential
	1	Interleave

Latency mode	Bits6-4	/CAS latency
	000	R
	001	R
	010	2
	011	3
	100	R
	101	R
	110	R
	111	R

Remark R : Reserved

Mode Register Set Timing



7.1 Burst Length and Sequence

[Burst of Two]

Starting address (column address A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
0	0, 1	0, 1
1	1, 0	1, 0

[Burst of Four]

Starting address (column address A1 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

[Burst of Eight]

Starting address (column address A2 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of sequential addressing, with the length being 512 (for 8M $\times$ 16 device).

8. Address Bits of Bank-Select and Precharge

Row	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	BA1 (A12)	BA0 (A13)	BA1(A12)	BA0(A13)	Result
(Activate command)															0	0	Select Bank A "Activate" command
															0	1	Select Bank B "Activate" command
															1	0	Select Bank C "Activate" command
															1	1	Select Bank D "Activate" command

	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	BA1 (A12)	BA0 (A13)	A10	BA1(A12)	BA0(A13)	Result
(Precharge command)															0	0	0	Precharge Bank A
															0	0	1	Precharge Bank B
															0	1	0	Precharge Bank C
															0	1	1	Precharge Bank D
															1	x	x	Precharge All Banks

x : Don't care

Col.	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	x	BA1 (A12)	BA0 (A13)	0	disables Auto-Precharge (End of Burst)
(/CAS strobes)															1	enables Auto-Precharge (End of Burst)

	BA1(A12)	BA0(A13)	Result
	0	0	enables Read/Write commands for Bank A
	0	1	enables Read/Write commands for Bank B
	1	0	enables Read/Write commands for Bank C
	1	1	enables Read/Write commands for Bank D


9. Precharge

The precharge command can be issued anytime after $t_{RAS (MIN.)}$ is satisfied.

Soon after the precharge command is issued, precharge operation performed and the synchronous DRAM enters the idle state after t_{RP} is satisfied. The parameter t_{RP} is the time required to perform the precharge.

The earliest timing in a read cycle that a precharge command can be issued without losing any data in the burst is as follows.

It is depending on the /CAS latency and clock cycle time.



In order to write all data to the memory cell correctly, the asynchronous parameter " t_{DPL} " must be satisfied. The $t_{DPL (MIN.)}$ specification defines the earliest time that a precharge command can be issued. Minimum number of clocks is calculated by dividing $t_{DPL (MIN.)}$ with clock cycle time.

In summary, the precharge command can be issued relative to reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

/CAS latency	Read	Write
2	-1	$+t_{DPL (MIN.)}$
3	-2	$+t_{DPL (MIN.)}$

10. Auto Precharge

During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically.

The t_{RAS} must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends.


In read cycle, once auto precharge has started, an activate command to the bank can be issued after t_{RP} has been satisfied.

In write cycle, the t_{DAL} must be satisfied to issue the next activate command to the bank being precharged.

The timing that begins the auto precharge cycle depends on both the /CAS latency programmed into the mode register and whether read or write cycle.

10.1 Read with Auto Precharge


During a read cycle, the auto precharge begins one clock earlier (/CAS latency of 2) or two clocks earlier (/CAS latency of 3) the last data word output.



Remark READA means Read with Auto precharge

10.2 Write with Auto Precharge

During a write cycle, the auto precharge starts at the timing that is equal to the value of the $t_{DPL(MIN.)}$ after the last data word input to the device.



Remark WRITA means Write with Auto Precharge

In summary, the auto precharge begins relative to a reference clock that indicates the last data word is valid. In the table below, minus means clocks before the reference; plus means after the reference.


$/CAS\ latency$	Read	Write
2	-1	$+t_{DPL(MIN.)}$
3	-2	$+t_{DPL(MIN.)}$

11. Read / Write Command Interval

11.1 Read to Read Command Interval

During a read cycle, when new Read command is issued, it will be effective after /CAS latency, even if the previous read operation does not completed. READ will be interrupted by another READ.


The interval between the commands is 1 cycle minimum. Each Read command can be issued in every clock without any restriction.



11.2 Write to Write Command Interval

During a write cycle, when a new Write command is issued, the previous burst will terminate and the new burst will begin with a new Write command. WRITE will be interrupted by another WRITE.

The interval between the commands is minimum 1 cycle. Each Write command can be issued in every clock without any restriction.




11.3 Write to Read Command Interval

Write command and Read command interval is also 1 cycle.

Only the write data before Read command will be written.


The data bus must be Hi-Z at least one cycle prior to the first Dout.




11.4 Read to Write Command Interval

During a read cycle, READ can be interrupted by WRITE.

The Read and Write command interval is 1 cycle minimum. There is a restriction to avoid data conflict. The Data bus must be Hi-Z using DQM before WRITE.



READ can be interrupted by WRITE. DQM must be High at least 3 clocks prior to the Write command.




12. Burst Termination

There are two methods to terminate a burst operation other than using a Read or a Write command. One is the burst stop command and the other is the precharge command.


12.1 Burst Stop Command

During a read cycle, when the burst stop command is issued, the burst read data are terminated and the data bus goes to Hi-Z after the /CAS latency from the burst stop command.



Remark BST: Burst stop command

During a write cycle, when the burst stop command is issued, the burst write data are terminated and data bus goes to Hi-Z at the same clock with the burst stop command.



Remark BST: Burst stop command

12.2 Precharge Termination

12.2.1 Precharge Termination in READ Cycle


During a read cycle, the burst read operation is terminated by a precharge command.

When the precharge command is issued, the burst read operation is terminated and precharge starts.


The same bank can be activated again after t_{RP} from the precharge command.

To issue a precharge command, t_{RAS} must be satisfied.

When /CAS latency is 2, the read data will remain valid until one clock after the precharge command.



When /CAS latency is 3, the read data will remain valid until two clocks after the precharge command.



12.2.2 Precharge Termination in WRITE Cycle


During a write cycle, the burst write operation is terminated by a precharge command.

When the precharge command is issued, the burst write operation is terminated and precharge starts.


The same bank can be activated again after t_{RP} from the precharge command.

To issue a precharge command, t_{RAS} must be satisfied.

When /CAS latency is 2, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



When /CAS latency is 3, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



13. Electrical Specifications

- All voltages are referenced to V_{SS} (GND).
- After power up, wait more than 100 μ s and then, execute **Power on sequence and CBR (auto) Refresh** before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	V_{CC}, V_{CCQ}		-0.5 to +4.6	V
Voltage on any pin relative to GND	V_T		-0.5 to +4.6	V
Short circuit output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		-40 to + 85	°C
Storage temperature	T_{stg}		-55 to + 125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}, V_{CCQ}		3.0	3.3	3.6	V
High level input voltage	V_{IH}		2.0		$V_{CC}+0.3$ ^{Note1}	V
Low level input voltage	V_{IL}		-0.3 ^{Note2}		+0.8	V
Operating ambient temperature	T_A		-40		85	°C

Notes 1. $V_{IH (MAX.)} = V_{CC} + 1.5 \text{ V}$ (Pulse width $\leq 5 \text{ ns}$)

2. $V_{IL (MIN.)} = -1.5 \text{ V}$ (Pulse width $\leq 5 \text{ ns}$)

Pin Capacitance ($T_A = 25 \text{ °C}$, $f = 1 \text{ MHz}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	CLK	2.5		3.5	pF
	C_{I2}	A0 - A11, BA0(A13), BA1(A12), CKE, /CS, /RAS, /CAS, /WE, UDQM, LDQM	2.5		3.8	
Data input / output capacitance	$C_{I/O}$	DQ0 - DQ15	4		6.5	pF

DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	/CAS latency	Maximum	Unit	Notes
				×16		
Operating current	I _{CC1}	Burst length = 1, t _{RC} ≥ t _{RC (MIN.)} , I _O = 0 mA, One bank active	CL = 2	110	mA	1
			CL = 3	115		
Precharge standby current in power down mode	I _{CC2P}	CKE ≤ V _{IL (MAX.)} , t _{CK} = 15 ns		1	mA	
	I _{CC2PS}	CKE ≤ V _{IL (MAX.)} , t _{CK} = ∞		1		
Precharge standby current in non power down mode	I _{CC2N}	CKE ≥ V _{IH (MIN.)} , t _{CK} = 15 ns, /CS ≥ V _{IH (MIN.)} , Input signals are changed one time during 30 ns.		20	mA	
	I _{CC2NS}	CKE ≥ V _{IH (MIN.)} , t _{CK} = ∞, Input signals are stable.		8		
Active standby current in power down mode	I _{CC3P}	CKE ≤ V _{IL (MAX.)} , t _{CK} = 15 ns		5	mA	
	I _{CC3PS}	CKE ≤ V _{IL (MAX.)} , t _{CK} = ∞		4		
Active standby current in non power down mode	I _{CC3N}	CKE ≥ V _{IH (MIN.)} , t _{CK} = 15 ns, /CS ≥ V _{IH (MIN.)} , Input signals are changed one time during 30 ns.		30	mA	
	I _{CC3NS}	CKE ≥ V _{IH (MIN.)} , t _{CK} = ∞, Input signals are stable.		20		
Operating current (Burst mode)	I _{CC4}	t _{CK} ≥ t _{CK (MIN.)} , I _O = 0 mA, All banks active	CL = 2	145	mA	2
			CL = 3	185		
CBR (auto) refresh current	I _{CC5}	t _{RC} ≥ t _{RC (MIN.)}	CL = 2	230	mA	3
			CL = 3	240		
Self refresh current	I _{CC6}	CKE ≤ 0.2 V		2	mA	
Self refresh current (L-version)	I _{CC6}	CKE ≤ 0.2 V		0.8	mA	


- Notes**
1. I_{CC1} depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I_{CC1} is measured condition that addresses are changed only one time during t_{CK (MIN.)}.
 2. I_{CC4} depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I_{CC4} is measured condition that addresses are changed only one time during t_{CK (MIN.)}.
 3. I_{CC5} is measured on condition that addresses are changed only one time during t_{CK (MIN.)}.

DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	$I_{i(L)}$	$0 \leq V_i \leq V_{CCQ}$, $V_{CCQ} = V_{CC}$ All other pins not under test = 0 V	-1.0		+1.0	μA	
Output leakage current	$I_{o(L)}$	$0 \leq V_o \leq V_{CCQ}$, D_{OUT} is disabled	-1.5		+1.5	μA	
High level output voltage	V_{OH}	$I_o = -4$ mA	2.4			V	
Low level output voltage	V_{OL}	$I_o = +4$ mA			0.4	V	


AC Characteristics (Recommended Operating Conditions unless otherwise noted)**Test Conditions**

Parameter	Value	Unit
AC high level input voltage / low level input voltage	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Transition time (Input rise and fall time)	1	ns
Output timing measurement reference level	1.4	V



Synchronous Characteristics

Parameter		Symbol	MIN.	MAX.	Unit	Note
Clock cycle time	/CAS latency = 3	t_{CK3}	7.5	(133 MHz)	ns	
	/CAS latency = 2	t_{CK2}	10	(100 MHz)	ns	
Access time from CLK	/CAS latency = 3	t_{AC3}		5.4	ns	1
	/CAS latency = 2	t_{AC2}		6	ns	1
CLK high level width		t_{CH}	2.5		ns	
CLK low level width		t_{CL}	2.5		ns	
Data-out hold time		t_{OH}	2.7		ns	1
Data-out low-impedance time		t_{LZ}	0		ns	
Data-out high-impedance time	/CAS latency = 3	t_{HZ3}	2.7	5.4	ns	
	/CAS latency = 2	t_{HZ2}	2.7	6	ns	
Data-in setup time		t_{DS}	1.5		ns	
Data-in hold time		t_{DH}	0.8		ns	
Address setup time		t_{AS}	1.5		ns	
Address hold time		t_{AH}	0.8		ns	
CKE setup time		t_{CKS}	1.5		ns	
CKE hold time		t_{CKH}	0.8		ns	
CKE setup time (Power down exit)		t_{CKSP}	1.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) setup time		t_{CMS}	1.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) hold time		t_{CMH}	0.8		ns	


Note 1. Output load

Asynchronous Characteristics


Parameter		Symbol	MIN.	MAX.	Unit	Note
ACT to REF/ACT command period (operation)		t_{RC}	67.5		ns	
REF to REF/ACT command period (refresh)		t_{RC1}	67.5		ns	
ACT to PRE command period		t_{RAS}	45	120,000	ns	
PRE to ACT command period		t_{RP}	20		ns	
Delay time ACT to READ/WRITE command		t_{RCD}	20		ns	
ACT (one) to ACT (another) command period		t_{RRD}	15		ns	
Data-in to PRE command period		t_{DPL}	15		ns	
Data-in to ACT (REF) command period (Auto precharge)	/CAS latency = 3	t_{DAL3}	1CLK +22.5		ns	1
	/CAS latency = 2	t_{DAL2}	1CLK +20		ns	
Mode register set cycle time		t_{RSC}	2		CLK	
Transition time		t_T	0.5	30	ns	
Refresh time (4,096 refresh cycles)		t_{REF}		64	ms	

Note 1. The –A75 grade device can satisfy the t_{DAL3} spec of 1CLK+20 ns for up to and including 125MHz operation.


13.1 AC Parameters for Read Timing (Manual Precharge, Burst Length = 4, /CAS Latency = 3)



AC Parameters for Read Timing (Auto Precharge, Burst Length = 4, /CAS Latency = 3)



13.2 AC Parameters for Write Timing (Burst Length = 4, /CAS Latency = 3)




13.3 Relationship between Frequency and Latency

Speed version	-75	
Clock cycle time [ns]	7.5	10
Frequency [MHz]	133	100
/CAS latency	3	2
[t _{RCD}]	3	2
/RAS latency (/CAS latency + [t _{RCD}])	6	4
[t _{RC}]	9	7
[t _{RC1}]	9	7
[t _{RAS}]	6	5
[t _{RRD}]	2	2
[t _{RP}]	3	2
[t _{DPL}]	2	2
[t _{DAL}]	4	3
[t _{RSC}]	2	2


13.4 Mode Register Set (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




13.5 Power On Sequence and CBR (Auto) Refresh

Data Sheet E0729N10 (Ver. 1.0)




13.6 /CS Function (Burst Length = 4, /CAS Latency = 3)
Only /CS signal needs to be issued at minimum rate

Data Sheet E0729N10 (Ver. 1.0)




13.7 Clock Suspension during Burst Read (using CKE Function) (1/2) (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




Clock Suspension during Burst Read (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)

Data Sheet E0729N10 (Ver. 1.0)




13.8 Clock Suspension during Burst Write (using CKE Function) (1/2) (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




Clock Suspension during Burst Write (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)

Data Sheet E0729N10 (Ver. 1.0)




13.9 Power Down Mode and Clock Mask (Burst Length = 4, /CAS Latency = 2)




13.10 CBR (Auto) Refresh

Data Sheet E0729N10 (Ver. 1.0)




13.11 Self Refresh (Entry and Exit)




13.12 Random Column Read (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




Random Column Read (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)

Data Sheet E0729N10 (Ver. 1.0)




13.13 Random Column Write (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




Random Column Write (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)

Data Sheet E0729N10 (Ver. 1.0)




13.14 Random Row Read (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




56 Random Row Read (Ping-Pong Banks) (2/2) (Burst Length = 8, /CAS Latency = 3)

Data Sheet E0729N10 (Ver. 1.0)




13.15 Random Row Write (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)



58 Random Row Write (Ping-Pong Banks) (2/2) (Burst Length = 8, /CAS Latency = 3)


Data Sheet E0729N10 (Ver. 1.0)




13.16 Read and Write (1/2) (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)

59




Read and Write (2/2) (Burst Length = 4, /CAS Latency = 3)




13.17 Interleaved Column Read Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




Interleaved Column Read Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)

Data Sheet E0729N10 (Ver. 1.0)




13.18 Interleaved Column Write Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)


Data Sheet E0729N10 (Ver. 1.0)



Interleaved Column Write Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)




13.19 Auto Precharge after Read Burst (1/2) (Burst Length = 4, /CAS Latency = 2)




Auto Precharge after Read Burst (2/2) (Burst Length = 4, /CAS Latency = 3)


Data Sheet E0729N10 (Ver. 1.0)



13.20 Auto Precharge after Write Burst (1/2) (Burst Length = 4, /CAS Latency = 2)




Auto Precharge after Write Burst (2/2) (Burst Length = 4, /CAS Latency = 3)



13.21 Full Page Read Cycle (1/2) (/CAS Latency = 2)


Data Sheet E0729N10 (Ver. 1.0)



Note: m is Full page burst length.

Full Page Read Cycle (2/2) (ICAS latency = 3)


Data Sheet E0729N10 (Ver. 1.0)



Note: m is Full page burst length.


13.22 Full Page Write Cycle (1/2) (/CAS latency = 2)

Data Sheet E0729N10 (Ver. 1.0)



Note: m is Full page burst length.


Full Page Write Cycle (2/2) (/CAS Latency = 3)



Note: m is Full page burst length.


13.23 Byte Write Operation (Burst Length = 4, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)




Byte Write Operation (Burst Length = 4, /CAS Latency = 3)


Data Sheet E0729N10 (Ver. 1.0)



13.24 Burst Read and Single Write (Option) (Burst Length = 4, /CAS Latency = 2)




Burst Read and Single Write (Option) (Burst Length = 4, /CAS Latency = 3)




13.25 Full Page Random Column Read (Burst Length = Full Page, /CAS Latency = 2)

Data Sheet E0729N10 (Ver. 1.0)


77




Full Page Random Column Read (Burst Length = Full Page, /CAS Latency = 3)




13.26 Full Page Random Column Write (Burst Length = Full Page, /CAS Latency = 2)




Full Page Random Column Write (Burst Length = Full Page, /CAS Latency = 3)



13.27 PRE (Precharge) Termination of Burst (1/2) (Burst Length = 8, /CAS Latency = 2)



PRE (Precharge) Termination of Burst (2/2) (Burst Length = 8, /CAS Latency = 3)



15. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μPD45128xxx.

Type of Surface Mount Device

μPD45128xxxG5 : 54-pin Plastic TSOP (II) < Lead free (Sn-Bi) >

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

[Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107