

May 2000

FQD1N50B / FQU1N50B

500V N-Channel MOSFET

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 1.1A, 500V, $R_{DS(on)} = 9.0\Omega$ @V_{GS} = 10 V Low gate charge (typical 4.0 nC)
- Low Crss (typical 3.0 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25$ °C unless otherwise noted

Symbol	Parameter		FQD1N50 / FQU1N50	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C)		1.1	Α
			0.7	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	4.4	Α
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	80	mJ
I _{AR}	Avalanche Current	(Note 1)	1.1	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	2.5	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
P _D	Power Dissipation (T _A = 25°C) *		2.5	W
	Power Dissipation (T _C = 25°C)		25	W
	- Derate above 25°C		0.2	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

* When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		5.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500			V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°	°C	0.5		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500 V, V _{GS} = 0 V			1	μА
		V _{DS} = 400 V, T _C = 125°C			10	μA
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Cha	aracteristics		·			
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.3	3.0	3.7	V
GS(III)		$V_{DS} = V_{GS}, I_{D} = 250 \text{ mA}$	3.6	4.3	5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 0.55 A		6.8	9.0	Ω
g _{FS}	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_D = 0.55 \text{ A}$ (Note	4)	0.98		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		115 20 3	150 30 4	pF pF
	ing Characteristics			J	7	Pi
t _{d(on)}	Turn-On Delay Time			5	20	ns
t _r	Turn-On Rise Time	$V_{DD} = 250 \text{ V}, I_D = 1.4 \text{ A},$		25	60	ns
t _{d(off)}	Turn-Off Delay Time	$R_G = 25 \Omega$		8	25	ns
t _f	Turn-Off Fall Time	(Note 4	, 5)	20	50	ns
Q _g	Total Gate Charge	V _{DS} = 400 V, I _D = 1.4 A,		4.0	5.5	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 400 \text{ V}, 10 = 1.47\text{ V},$		1.1		nC
Q _{gd}	Gate-Drain Charge	(Note 4	, 5)	2.2		nC
	Names Biada Obanastanistias as	ad Marrianana Datinana				
	Source Diode Characteristics and Maximum Ratings Maximum Continuous Drain-Source Diode Forward Current				1.4	Α
	Maximum Continuous Drain-Source Did	Maximum Pulsed Drain-Source Diode Forward Current				
I _S		Forward Current			4.4	Α
I _S	Maximum Pulsed Drain-Source Diode F				4.4 1.4	A V
I _S		Forward Current $V_{GS} = 0 \text{ V, I}_{S} = 1.4 \text{ A}$ $V_{GS} = 0 \text{ V, I}_{S} = 1.4 \text{ A},$				

- Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 120mH, I $_{AS}$ = 1.1A, V $_{DD}$ = 50V, R $_{G}$ = 25 Ω , Starting T $_{J}$ = 25°C 3. I $_{SD}$ ≤ 1.4A, di/dt ≤ 200A/ μ s, V $_{DD}$ ≤ BV $_{DSS}$, Starting T $_{J}$ = 25°C 4. Pulse Test : Pulse width ≤ 300 μ s, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. Transfer Characteristics.




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage.




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature.




Figure 5. Capacitance Characteristics.





Figure 6. Gate -Charge Characteristics.









Figure 7. Breakdown Voltage Variation vs Temperature.

Figure 8. On-Resistance Variation vs Temperature.






Figure 9. Maximum Safe Operating Area.

Figure 10. Maximum Drain Current vs Case Temperature.






Figure 11. Transient Thermal Response Curve.


©2000 Fairchild Semiconductor International Rev. A, May 2000

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms







Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current



©2000 Fairchild Semiconductor International Rev. A, May 2000





 0.76 ± 0.10

2.30TYP

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ FASTr™ QFET™ VCX™

Bottomless™ GlobalOptoisolator™ QS™

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E²CMOSTM MICROWIRE™ SuperSOT™-6 OPTOLOGIC™ EnSigna™ SuperSOT™-8 FACT™ OPTOPLANAR™ SyncFET™ POP™ FACT Quiet Series™ TinyLogic™

FAST® PowerTrench® UHC™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.