24 GATE3A

23 GATE1A

22 GATE4A

OUTPUT4

21 V_{DD1}

20 VDD3

18 V_{DD3}

16 VDD2

17 GATE5A

15 GATE2A

13 OUTPUT2

14 SENSE

19

DW PACKAGE (TOP VIEW)

OUTPUT1

GATE2C ∏

GATE1B □

GATE3B □

OUTPUT3

SOURCE [

OUTPUT5

GND [

GND [

GATE4B [∏] 10

GATE5B [

SLIS057 - OCTOBER 1996

Low r_{DS(on)}: **0.25** Ω Typ (Full H-Bridge) **0.15** Ω Typ (Triple Half H-Bridge)

Pulsed Current:

6 A Per Channel (Full H-Bridge) 8 A Per Channel (Triple Half H-Bridge)

- Matched Sense Transistor for Class A-B **Linear Operation**
- Fast Commutation Speed


description

The TPIC1504 is a monolithic power DMOS array that consists of ten electrically isolated N-channel enhancement-mode power DMOS transistors,

four of which are configured as a full H-bridge and six as a triple half H-bridge. The lower stage of the full H-bridge is provided with an integrated sense-FET to allow biasing of the bridge in class A-B operation.

The TPIC1504 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of -40°C to 125°C.

schematic



NOTES: A. Terminals 5 and 9 must be externally connected.

- B. Terminals 18 and 20 must bef externally connected.
- C. No output may be taken greater than 0.5 V below GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



absolute maximum ratings, $T_C = 25^{\circ}C$ (unless otherwise noted)[†]

Supply-to-GND voltage	20 V
Source-to-GND voltage (Q3A, Q4A, Q5A)	20 V
Output-to-GND voltage	20 V
Sense-to-GND voltage	
Gate-to-source voltage range, V _{GS} (Q1A, Q1B, Q2A, Q2B, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	±20 V
Gate-to-source voltage, V _{GS} (Q2C)	0.7 V to 6 V
Continuous gate-to-source zener-diode current (Q2C)	±10 mA
Pulsed gate-to-source zener-diode current (Q2C)	±50 mA
Continuous drain current, each output (Q1A, Q1B, Q2A, Q2B)	
Continuous drain current, each output (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	2 A
Continuous drain current (Q2C)	5 mA
Continuous source-to-drain diode current (Q1A, Q1B, Q2A, Q2B)	1.5 A
Continuous source-to-drain diode current (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	2 A
Continuous source-to-drain diode current (Q2C)	5 mA
Pulsed drain current, each output, I _{max} (Q1A, Q1B, Q2A, Q2B) (see Note 1 and Figure 24)	6 A
Pulsed drain current, each output, I _{max} (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	
(see Note 1 and Figure 25)	
Pulsed drain current, each output, I _{max} (Q2C) (see Note 1)	20 mA
Continuous total power dissipation, T _C = 70°C (see Note 2 and Figures 24 and 25)	2.86 W
Operating virtual junction temperature range, T _J 40°	°C to 150°C
Operating case temperature range, T _C –40°	°C to 125°C
Storage temperature range, T _{stq} –65°	°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Pulse duration = 10 ms, duty cycle = 2%



^{2.} Package mounted in intimate contact with infinite heatsink.

electrical characteristics, Q1A, Q1B, Q2A, Q2B, $T_C = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN TYP MAX		UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	20			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.9	2.2	V
VGS(th)match	Gate-to-source threshold voltage matching	$I_D = 1 \text{ mA},$	$V_{DS} = V_{GS}$			40	mV
V _(BR)	Reverse drain-to-GND breakdown voltage	Drain-to-GND curre (D1, D2)	nt = 250 μA	20			V
V(BR)GS	Gate-to-source threshold breakdown voltage, Q2C	IGS = 100 μA		6			V
V _(BR) SG	Source-to-gate breakdown voltage, Q2C	I _{SG} = 100 μA		0.5			V
V _{(DS)on}	Drain-to-source on-state voltage	I _D = 1.5 A, See Notes 3 and 4	V _{GS} = 10 V,		0.375	0.45	V
VF	Forward on-state voltage, GND-to-V _{DD1} , GND-to-V _{DD2}	I _D = 1.5 A (D1, D2) See Notes 3 and 4			1.7		V
VF(SD)	Forward on-state voltage, source-to-drain	Is = 1.5 A, See Notes 3 and 4 a	VGS = 0, and Figure 19		0.85	1.2	V
Inco	Zero-gate-voltage drain current	V _{DS} = 16 V,	T _C = 25°C		0.05	1	μА
IDSS	Zero-gate-voltage drain current	$V_{GS} = 0$ To	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short-circuited to source	V _{GS} = 16 V,	V _{DS} = 0		10	100	nA
IGSSR	Reverse gate current, drain short-circuited to source	V _{SG} = 0.5 V,	V _{DS} = 0		10	100	nA
1	Leakage current, V _{DD1} -to-GND, V _{DD2} -to-GND,	V _{DGND} = 16 V	T _C = 25°C		0.05	1	μА
llkg	gate shorted to source	VDGND = 10 V	T _C = 125°C		0.5	10	μΑ
*DO(==)	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 1.5 A,	T _C = 25°C		0.25	0.3	Ω
rDS(on)	Static drain-to-source off-state resistance	See Notes 3 and 4 and Figure 9	T _C = 125°C		0.4	0.475	22
9fs	Forward transconductance	V _{DS} = 14 V, See Notes 3 and 4 a	I _D = 750 mA, and Figure 13	0.8	1.2		S
C _{iss}	Short-circuit input capacitance, common source				99		
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 14 V,	$V_{GS} = 0$,		81		рF
C _{rss}	Short-circuit reverse transfer capacitance, common source	f = 1 MHz,	See Figure 17		59		Ρ'
α_{S}	Sense-FET drain current ratio	V _{DS} = 6 V, I _{D(Q2C)} = 40 μA		100	150	200	

source-to-drain diode characteristics, Q1A, Q2A, $T_C = 25^{\circ}C$

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
t _{rr}	Reverse-recovery time	I _S = 750 mA, V _{DS} = 14 V,	V _{GS} = 0, di/dt = 100 A/μs,		18		ns
Q _{RR}	Total diode charge	See Figures 1 and 23	di/dt = 100 A/μs,		13		nC



NOTES: 3. Technique should limit T_J – T_C to 10°C maximum.

4. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

resistive-load switching characteristics, Q1A, Q1B, Q2A, Q2B, T_C = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{d(on)}	Turn-on delay time			11		
td(off)	Turn-off delay time	V_{DD} = 14 V, R_L = 18.7 Ω , t_{en} = 10 ns, t_{dis} = 10 ns, See Figure 3		16		no
t _r	Rise time					
t _f	Fall time			4		
Qg	Total gate charge	V _{DS} = 14 V, I _D = 750 mA, V _{GS} = 10 V,		1.8	2.5	
Q _{gs(th)}	Threshold gate-to-source charge	See Figure 4 and Figure 21		0.3	0.4	nC
Q _{gd}	Gate-to-drain charge			0.5	0.6	
L _D	Internal drain inductance			7		nH
LS	Internal source inductance			7		пп
Rg	Internal gate resistance			10		Ω

electrical characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, $T_C = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST (TEST CONDITIONS			MAX	UNIT
V _{(BR)DSX}	Drain-to-source breakdown voltage	I _D = 250 μA,	$V_{GS} = 0$	20			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 6	$V_{DS} = V_{GS}$	1.5	1.9	2.2	V
V _(BR)	Reverse drain-to-GND breakdown voltage	Drain-to-GND cu	rrent = 250 μA (D3)	20			V
V _{(DS)on}	Drain-to-source on-state voltage	I _D = 2 A, See Notes 3 and	V _{GS} = 10 V,		0.3	0.35	V
٧F	Forward on-state voltage, GND-to-V _{DD3}	$I_D = 2 A (D3),$	See Notes 3 and 4		1.5		V
V _{F(SD)}	Forward on-state voltage, source-to-drain	Is = 2 A, See Notes 3 and	VGS = 0 4 and Figure 20		0.85	1.2	V
Inna	Zoro goto voltago droin ourrent	V _{DS} = 16 V,	T _C = 25°C		0.05	1	
IDSS	Zero-gate-voltage drain current	V _{GS} = 0	T _C = 125°C		0.5	10	μΑ
IGSSF	Forward gate current, drain short-circuited to source	V _{GS} = 16 V,	V _{DS} = 0		10	100	nA
IGSSR	Reverse gate current, drain short-circuited to source	V _{SG} = 16 V,	V _{DS} = 0		10	100	nA
1	Leakage current, V _{DD3} -to-GND,	V 46 V	T _C = 25°C		0.05	1	
likg	gate shorted to source	$V_{DGND} = 16 V$	T _C = 125°C		0.5	10	μΑ
F	Static drain-to-source on-state resistance	V _{GS} = 10 V, I _D = 2 A, See Notes 3	T _C = 25°C		0.15	0.175	Ω
rDS(on)	Static draff-to-source off-state resistance	and 4 and Figure 10	T _C = 125°C		0.24	0.275	22
9fs	Forward transconductance	V _{DS} = 14 V, See Notes 3 and	I _D = 1 A, 4 and Figure 14	1	1.7		S
C _{iss}	Short-circuit input capacitance, common source				160		
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 14 V, f = 1 MHz.	V _{GS} = 0, See Figure 18		220		pF
C _{rss}	Short-circuit reverse transfer capacitance, common source	1 — 1 IVII 12,	Occinguic to		110		

NOTES: 3: Technique should limit T_J – T_C to 10°C maximum.



^{4:} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain diode characteristics, Q3A, Q4A, Q5A, $T_C = 25^{\circ}C$

	PARAMETER	TEST COND	MIN	TYP	MAX	UNIT	
t _{rr}	Reverse-recovery time		$V_{GS} = 0$, di/dt = 100 A/ μ s,		34		ns
Q _{RR}	Total diode charge	V _{DS} = 14 V, See Figures 2 and 23	αι/αι = 100 A/μs,		30		nC

resistive-load switching characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, T_C = 25 $^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _d (on)	Turn-on delay time			30		
t _d (off)	Turn-off delay time	V_{DD} = 14 V, R_L = 14 Ω , t_{en} = 10 ns, t_{dis} = 10 ns, See Figure 3		34		ns
t _r	Rise time		t _{dis} = 10 ns, See Figure 3			
t _f	Fall time			21		
Qg	Total gate charge			3.2	4.5	
Q _{gs(th)}	Threshold gate-to-source charge	V _D S = 14 V,		0.5	0.6	nC
Q _{gd}	Gate-to-drain charge			0.9	1.1	
L _D	Internal drain inductance			7		nH
LS	Internal source inductance			7		шп
Rg	Internal gate resistance			10		Ω


thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 5 and 8		90		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 6 and 8		52		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 7 and 8		28		

NOTES: 5. Package mounted on a FR4 printed-circuit board with no heatsink.

- 6. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.
- 7. Package mounted in intimate contact with infinite heatsink.
- 8. All outputs with equal power

PARAMETER MEASUREMENT INFORMATION




 \dagger I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes




PARAMETER MEASUREMENT INFORMATION



† I_{RM} = maximum recovery current

Figure 2. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes



NOTE A: C_L includes probe and jig capacitance.

Figure 3. Resistive-Switching Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION





Figure 4. Gate-Charge Test Circuit and Voltage Waveform

TYPICAL CHARACTERISTICS





STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

JUNCTION TEMPERATURE 0.483 I_D =1.5 A Q1A, Q1B, Q2A, Q2B 0.414 r DS(on) − Static Drain-to-Source On-State Resistance − \(\Omega \) $V_{GS} = 10 V$ 0.345 0.276 V_{GS} = 15 V 0.207 V_{GS} = 12 V 0.138 0.069 0 -40 - 2020 40 60 80 100 120 140 160 0

Figure 7

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE

 T_J – Junction Temperature – $^{\circ}$ C




Figure 8

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 9

DRAIN CURRENT

DRAIN-TO-SOURCE VOLTAGE ∆V_{GS} = 1 V (unless otherwise noted) $T_{.J} = 25^{\circ}C$ 5 Q1A, Q1B, Q2A, Q2B ID - Drain Current - A 4 **VGS = 5 V**

Figure 11

5

V_{DS} - Drain-to-Source Voltage - V

 $V_{GS} = 3 V$

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 10

DRAIN CURRENT vs **DRAIN-TO-SOURCE VOLTAGE**




Figure 12



9 10

3

2

1

0 1 2 3

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE 40 **Total Number of Units = 100** V_{DS} = 14 V T_J = 25°C $I_{D} = 750 \text{ mA}$ 30 Percentage of Units – % Q1A, Q1B, Q2A, Q2B 20 10 1.175 .165 1.17 g_{fS} – Forward Transconductance – S

Figure 13





Figure 15



 g_{fS} – Forward Transconductance – S Figure 14




Figure 16






Figure 17




CAPACITANCE DRAIN-TO-SOURCE VOLTAGE 550 $V_{GS} = 0$ 500 f = 1 MHz T_.J = 25°C 450 Q3A, Q3B, Q4A, Q4B, Q5A, Q5B 400 Capacitance - pF 350 300 250 $\mathsf{C}_{\mathsf{oss}}$ 200 Ciss 150 $\mathsf{c}_{\mathsf{rss}}$ 100 50 0 2 10 12 4 6 8 14 16 18 20

Figure 18

V_{DS} - Drain-to-Source Voltage - V







REVERSE RECOVERY TIME




Figure 23

THERMAL INFORMATION

MAXIMUM DRAIN CURRENT vs




Figure 24

MAXIMUM DRAIN CURRENT

DRAIN-TO-SOURCE VOLTAGE 10 $T_C = 25^{\circ}C$ Q3A, Q3B, **500** μs† Q4A, Q4B, 1 ms† ID - Maximum Drain Current - A Q5A, Q5B 10 ms¶ θJC§ θ_{JA}^{\ddagger} **DC Conditions** 0.1 0.1 10 100 V_{DS} - Drain-to-Source Voltage - V

Figure 25



[†]Less than 10% duty cycle


[‡] Device mounted on a 24-in², 4-layer FR4 printed-circuit board.


[§] Device mounted in intimate contact with infinite heat sink.

[¶] Less than 2% duty cycle

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE





† Device is mounted on 24-in², 4-layer FR4 printed circuit board with no heat sink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$

Figure 26

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated