



QUAD DIFFERENTIAL PECL RECEIVERS

FEATURES


- Functional Replacements for the Agere BRF1A, BRF2A, BRS2A, and BRS2B
- Pin Equivalent to General Trade 26LS32
- High Input Impedance Approximately 8 kΩ
- 4-ns Maximum Propagation Delay
- TB5R1 Provides 50-mV Hysteresis
- TB5R2 With -125-mV Threshold Offset for Preferred State Output
- -1.1-V to 7.1-V Common Mode Range
- Single 5-V ±10% Supply
- Slew Rate Limited (1 ns min 80% to 20%)
- TB5R2 Output Defaults to Logic 1 When Inputs Left Open or Shorted to V_{CC} or GND
- ESD Protection HBM > 3 kV, CDM > 2 kV
- Operating Temperature Range: -40°C to 85°C
- Available in Gull-Wing SOIC (JEDEC MS-013, DW) and SOIC (D) Package

APPLICATIONS

 Digital Data or Clock Transmission Over Balanced Lines

PIN ASSIGNMENTS

D PACKAGE (TOP VIEW)



DESCRIPTION

These quad differential receivers accept digital data over balanced transmission lines. They translate differential input logic levels to TTL output logic levels.

The TB5R1 is a pin- and function-compatible replacement for the Agere systems BRF1A and BRF2A; it includes 3-kV HBM and 2-kV CDM ESD protection.


The TB5R2 is a pin- and function-compatible replacement for the Agere systems BRS2A and BRS2B and incorporates a 125-mV receiver input offset, preferred state output, 3-kV HBM and 2-kV CDM ESD protection. The TB5R2 preferred state feature places the high state when the inputs are open, shorted to ground, or shorted to the power supply.

The power-down loading characteristics of the receiver input circuit are approximately 8 $k\Omega$ relative to the power supplies; hence they do not load the transmission line when the circuit is powered down.

The packaging for these differential line receivers include a 16-pin gull wing SOIC (DW) and SOIC (D).

The enable inputs of this device include internal pullup resistors of approximately 40 k Ω that are connected to V_{CC} to ensure a logical high level input if the inputs are open circuited.

FUNCTIONAL BLOCK DIAGRAM



ENABLE TRUTH TABLE

E1	E2	CONDITION
0	0	Active
1	0	Active
0	1	Disabled
1	1	Active



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PART MARKING	Package	LEAD FINISH	STATUS
TB5R1DW	TB5R1	Gull-Wing SOIC	NiPdAu	Production
TB5R1D	TB5R1	SOIC	NiPdAu	Production
TB5R2DW	TB5R2	Gull-Wing SOIC	NiPdAu	Production
TB5R2D	TB5R2	SOIC	NiPdAu	Production
TB5R1LDW	TB5R1	Gull-Wing SOIC	SnPb	Production
TB5R1LD	TB5R1	SOIC	SnPb	Production
TB5R2LDW	TB5R2	Gull-Wing SOIC	SnPb	Production
TB5R2LD	TB5R2	SOIC	SnPb	Production

POWER DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	POWER RATINGT _A ≤ 25°C	THERMAL RESIST- ANCE,JUNCTION-TO- AMBIENTWITH NO AIR FLOW	DERATINGFACT OR ⁽¹⁾ T _A ≥ 25°C	POWER RATINGT _A = 85°C
D	Low-K ⁽²⁾	763 mW	131.1°C/W	7.6 mW/°C	305 mW
	High-K ⁽³⁾	1190 mW	84.1°C/W	11.9 mW/°C	475 mW
DW	Low-K ⁽²⁾	831 mW	120.3°C/W	8.3 mW/°C	332 mW
DVV	High-K ⁽³⁾	1240 mW	80.8°C/W	12.4 mW/°C	494 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted with no air flow.
- (2) In accordance with the low-K thermal metric definitions of EIA/JESD51-3.
- (3) In accordance with the high-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

	PARAMETER	PACKAGE	VALUE	UNIT
0	Junction-to-Board	D	47.5	°C/W
θ_{JB}	Thermal Resistance	DW	53.7	°C/W
0	Junction-to-Case	D	44.2	°C/W
$\theta_{\sf JC}$	Thermal Resistance	DW	47.1	°C/W

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

			UNIT
Supply voltage, V _{CC}		0 V to 6 V	
Magnitude of differential bus (input) voltage, V _{AI} - V , V _{BI} - V , V _{CI} - V , V _{DI} - V		8.4 V	
ESD	Human Body Model (2)	All pins	±3 kV
ESD	Charged-Device Model (3)	All pins	±2 kV
Continuous power dissipation		See Dissipation Rating Table	
Storage temper	ature, T _{stg}		-65°C to 150°C

- (1) Stresses beyond those listed under, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (3) Tested in accordance with JEDEC Standard 22, Test Method C101.



RECOMMENDED OPERATING CONDITIONS

	MIN	Nom	MAX	UNIT
Supply voltage, V _{CC}	4.5	5	5.5	V
Bus pin input voltage, V _{AI} , V, V _{BI} , V, V _{CI} , V, V _{DI} , V	-1.2 ⁽¹⁾		7.2	V
Magnitude of differential input voltage, $ V_{AI} - V $, $ V_{BI} - V $, $ V_{CI} - V $, $ V_{DI} - V $	0.1		6	V
Operating free-air temperature, T _A	-40	-	85	°C

⁽¹⁾ The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet, unless otherwise noted.

DEVICE ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Supply current ⁽¹⁾	Outputs disabled			40	mA
l'co	C Supply current	Outputs enabled			38	mA

⁽¹⁾ Current is dc power draw as measured through GND pin and does not include power delivered to load.

RECEIVER ELECTRICAL CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	parameter	test cond	ditions	min	typ max	unit
V _{OL}	Output low voltage	V _{CC} = 4.5 V,	I _{OL} = 8 mA		0.4	V
V _{OH}	Output high voltage	$V_{CC} = 4.5 \text{ V},$	I _{OH} = -400 μA	2.4		V
V _{IL}	Low level enable input voltage ⁽¹⁾	V _{CC} = 5.5 V			0.8	V
V _{IH}	High level enable input voltage (1)	V _{CC} = 5.5 V		2		V
V _{IK}	Enable input clamp voltage	$V_{CC} = 4.5 \text{ V},$	$I_I = -5 \text{ mA}$		-1 ⁽²⁾	V
	Positive gains differential input threshold voltage (1) (1/ 1/)	V A B C of D	TB5R1		100	mV
V_{TH+}	Positive-going differential input threshold voltage ⁽¹⁾ , (V _{xl} - V)	x = A, B, C, or D	TB5R2 ⁽³⁾		-50	mV
	Negative-going differential input threshold voltage (1), (V _{xl} - V)	v A B C of D	TB5R1		-100 ⁽²⁾	mV
V _{TH-}		x = A, B, C, or D	TB5R2 ⁽³⁾		-200 ⁽²⁾	mV
V _{HYST}	Differential input threshold voltage hysteresis, (V _{TH+} - V _{TH_})	TB5R1			50	mV
I _{OZL}	Output off state ourrent (High 7)	V 55V	V _O = 0.4 V		-20 ⁽²⁾	μA
I _{OZH}	Output off-state current, (High-Z)	$V_{CC} = 5.5 \text{ V}$	V _O = 2.4 V		20	μA
Ios	Output short circuit current ⁽⁴⁾	V _{CC} = 5.5 V			-100 ⁽²⁾	mA
I _{IL}	Enable input low current	$V_{CC} = 5.5 \text{ V},$	V _{IN} = 0.4 V		-400 ⁽²⁾	μA
,	Enable input high current	V 55V	V _{IN} = 2.7 V		20	μA
I _{IH}	Enable input reverse current	$V_{CC} = 5.5 \text{ V}$	V _{IN} = 5.5 V		100	μA
II_{L}	Differential input low current	$V_{CC} = 5.5V,$	V _{IN} = -1.2 V		-2 ⁽²⁾	mA
I _{IH}	Differential input high current	V _{CC} = 5.5V,	V _{IN} = 7.2 V		1	mA
Ro	Output resistance				20	Ω

⁽¹⁾ The input levels and difference voltage provide no noise immunity and should be tested only in a static, noise-free environment.

⁽²⁾ This parameter is listed using a magnitude and polarity/direction convention, rather than an algebraic convention, to match the original Agere data sheet.

⁽³⁾ Outputs of unused receivers assume a logic 1 level when the inputs are left open. (It is recomended that all unused positive inputs be tied to the positive power supply. No external series resistor is required.)

⁽⁴⁾ Test must be performed one lead at a time to prevent damage to the device.



SWITCHING CHARACTERISTICS

over operating free-air temperature range unless otherwise noted

	parameter	test conditions	min	typ	max	unit
t _{PLH}	Propagation delay time, low-to-high-level output	$C_1 = 0 \text{ pF}^{(1)}$, See Figure 2 and Figure 4		2.5	4	no
t _{PHL}	Propagation delay time, high-to-low-level output	OL = 0 pr. (7), See Figure 2 and Figure 4		2.5	4	ns
t _{PLH}	Propagation delay time, low-to-high-level output	0 45 5 0 5 0 15 4		3	5	20
t _{PHL}	Propagation delay time, high-to-low-level output	C _L = 15 pF, See Figure 2 and Figure 4		3	5	ns
t _{PHZ}	Output disable time, high-level-to-high-impedance output (2)	C ₁ = 5 pF, See Figure 3 and Figure 5		4.1	12	ns
t _{PLZ}	Output disable time, low-level-to-high-impedance output (2)			2.8	12	ns
	Pulse width distortion, t _{PHL} - t _{PLH}	C _L = 10 pF, See Figure 2 and Figure 4			0.7	ns
t _{skew1}		C _L = 150 pF, See Figure 2 and Figure 4			4	ns
Δt_{skew1n}	Part-to-part output waveform skew ⁽³⁾	$C_L = 10 \text{ pF}, T_A = 75^{\circ}\text{C}, \text{ See Figure 2 and Figure 4}$		0.8	1.4	ns
р		C_L = 10 pF, T_A = -40°C to 85°C, See Figure 2 and Figure 4			1.5	ns
Δt_{skew}	Same part output waveform skew ⁽³⁾	C _L = 10 pF, See Figure 2 and Figure 4			0.3	ns
t _{PZH}	Output enable time, high-impedance-to-high-level output (4)	C ₁ = 10 pF, See Figure 3 and Figure 4		5	12	ns
t _{PZL}	Output enable time, high-impedance-to-low-level output (4)			4	12	ns
t _{TLH}	Rise time (20%-80%)	0 40 5 0 5 5 5 5 5 5 6 6 6 6 6 6 6 6 6 6 6	1		3.5	ns
t _{THL}	Fall time (80%-20%)	C _L = 10 pF, See Figure 2 and Figure 4	1		3.5	ns

⁽¹⁾ The propagation delay values with a 0 pF load are based on design and simulation.

²⁾ See Table 1.


⁽³⁾ Output waveform skews are when devices operate with the same supply voltage at the same temperature and have the same packages and the same test circuits.

⁽⁴⁾ See Table 1.



TYPICAL CHARACTERISTICS

TYPICAL PROPAGATION DELAY



A. NOTE: This graph is included as an aid to the system designers. Total circuit delay varies with load capacitance. The total delay is the sum of the delay due to external capacitance and the intrinsic delay of the device. Intrinsic delay is listed in the table above as the 0 pF load condition. The incremental increase in delay between the 0 pF load condition and the actual total load capacitance represents the extrinsic, or external delay contributed by the load.

Figure 1. Typical Propagation Delay vs Load Capacitance at 25°C





Figure 2. Receiver Propagation Delay Times



TYPICAL CHARACTERISTICS (continued)




- A. E2 = 1 while E1 changes states.
- B. E1 = 0 while E2 changes states.

Figure 3. Receiver Enable and Disable Timing


Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.

5 V



C₁ includes test-fixture and probe capacitance.

Figure 4. Receiver Propagation Delay Time and Enable Time (t_{PZH}, t_{PZL}) Test Circuit




C₁ includes test-fixture and probe capacitance.

Figure 5. Receiver Disable Time (t_{PHZ}, t_{PLZ}) Test Circuit




TYPICAL CHARACTERISTICS (continued)






$\begin{array}{c} \text{MINIMUM V}_{\text{OH}} \text{ AND MAXIMUM V}_{\text{OL}} \\ \text{vs} \\ \text{FREE-AIR TEMPERATURE} \end{array}$



HIGH-TO-LOW PROPAGATION DELAY vs FREE-AIR TEMPERATURE



TYPICAL AND MAXIMUM I_{CC} vs FREE-AIR TEMPERATURE




Figure 9.

APPLICATION INFORMATION

Power Dissipation

The power dissipation rating, often listed as the package dissipation rating, is a function of the ambient temperature, T_A , and the airflow around the device. This rating correlates with the device's maximum junction temperature, sometimes listed in the absolute maximum ratings tables. The maximum junction temperature accounts for the processes and materials used to fabricate and package the device, in addition to the desired life expectancy.

There are two common approaches to estimating the internal die junction temperature, T_J . In both of these methods, the device internal power dissipation P_D needs to be calculated This is done by totaling the supply power(s) to arrive at the system power dissispation:

$$\sum (V_{sn} \times I_{sn}) \tag{1}$$

and then subtracting the total power dissipation of the external load(s):

$$\sum (V_{Ln} \times I_{Ln}) \tag{2}$$

The first T_J calculation uses the power dissipation and ambient temperature, along with one parameter: θ_{JA} , the junction-to-ambient thermal resistance, in degrees Celsius per watt.

The product of P_D and θ_{JA} is the junction temperature rise above the ambient temperature. Therefore:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{3}$$




Figure 10. Thermal Impedance vs Air Flow

Note that θ_{JA} is highly dependent on the PCB on which the device is mounted and on the airflow over the device and PCB. JEDEC/EIA has defined standardized test conditions for measuring $\theta_{JA}.$ Two commonly used conditions are the low-K and the high-K boards, covered by EIA/JESD51-3 and EIA/JESD51-7 respectively. Figure 10 shows the low-K and high-K values of θ_{JA} versus air flow for this device and its package options.

The standardized θ_{JA} values may not accurately represent the conditions under which the device is used. This can be due to adjacent devices acting as heat sources or heat sinks, to nonuniform airflow, or to the system PCB having significantly different thermal characteristics than the standardized test PCBs. The second method of system thermal analysis is more accurate. This calculation uses the power dissipation and ambient temperature, along with two device and two system-level parameters:

- $\begin{array}{ll} \bullet & \theta_{JC}, \text{ the junction-to-case thermal resistance, in} \\ & \text{degrees Celsius per watt} \end{array}$
- $\begin{array}{ccc} \bullet & \theta_{JB}, \text{ the junction-to-board thermal resistance, in} \\ & \text{degrees Celsius per watt} \end{array}$
- θ_{CA}, the case-to-ambient thermal resistance, in degrees Celsius per watt
- $\begin{array}{ll} \bullet & \theta_{BA}, \text{ the board-to-ambient thermal resistance, in} \\ & \text{degrees Celsius per watt.} \end{array}$

In this analysis, there are two parallel paths, one through the case (package) to the ambient, and another through the device to the PCB to the ambient. The system-level junction-to-ambient thermal impedance, $\theta_{\text{JA}(S)}$, is the equivalent parallel impedance of the two parallel paths:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA(S)})$$
(4)

where

$$\theta_{\text{JA(S)}} = \frac{\left[\left(\theta_{\text{JC}} + \theta_{\text{CA}} \right) \times \left(\theta_{\text{JB}} + \theta_{\text{BA}} \right) \right]}{\left(\theta_{\text{JC}} + \theta_{\text{CA}} + \theta_{\text{JB}} + \theta_{\text{BA}} \right)} \tag{5}$$

The device parameters θ_{JC} and θ_{JB} account for the internal structure of the device. The system-level parameters θ_{CA} and θ_{BA} take into account details of the PCB construction, adjacent electrical and mechanical components, and the environmental conditions including airflow. Finite element (FE), finite difference (FD), or computational fluid dynamics (CFD) programs can determine θ_{CA} and θ_{BA} . Details on using these programs are beyond the scope of this data sheet, but are available from the software manufacturers.

D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated