SCAS191C - MARCH 1991 - REVISED APRIL 1998

| • | Member of the Texas Instruments Widebus™ Family | | L PAC | | E |
|------|---|------------------|-------|----|----------------------------|
| • | Free-Running Read and Write Clocks Can Be Asynchronous or Coincident | RESET [D17 [| 1 | |] |
| ٠ | Read and Write Operations Synchronized to Independent System Clocks | D16 [D15 [| 3 | 54 |] Q16] Q15 |
| ٠ | Input-Ready Flag Synchronized to Write Clock | D14 [D13 [| 5 | 52 |] GND] Q14 |
| ٠ | Output-Ready Flag Synchronized to Read Clock | D12 [D11 [| 8 | 49 |] V _{CC}] Q13 |
| • | 512 Words by 18 Bits | D10 [| 1 | | Q12 |
| • | Low-Power Advanced CMOS Technology | 00 | 10 | |] Q11 |
| • | Half-Full Flag and Programmable | D9 [| 1 | | Q10 |
| • | Almost-Full/Almost-Empty Flag | D8 [| 1 | |] Q9 |
| • | Bidirectional Configuration and Width | GND [| 1 . | |] GND |
| • | Expansion Without Additional Logic | D7 [D6 [| 1 | |] Q8] Q7 |
| ٠ | Fast Access Times of 12 ns With a 50-pF | D5 [| 16 | 41 |] Q6 |
| | Load and All Data Outputs Switching | D4 [| 1 | | Q5 |
| | Simultaneously | D3 [| 1 | | V _{CC} |
| ٠ | Data Rates up to 67 MHz | D2 [| 1 | |] Q4 |
| • | Pin-to-Pin Compatible With SN74ACT7805 | D1 [| 1 | |] Q3 |
| | and SN74ACT7813 | D0 [| 1 | |] Q2 |
| • | Packaged in Shrink Small-Outline 300-mil | HF (PEN (| 1 | |] GND] Q1 |
| | Package Using 25-mil Center-to-Center | AF/AE | 1 | | |
| | Spacing | WRTCLK | 1 | |] RDCLK |
| | | | 26 | | RDEN |
| desc | cription | WRTEN1 | 1 | | 0E2 |
| | The SN74ACT7803 is a 512-word \times 18-bit FIFO | IR [| 28 | 29 |] OR |

suited for buffering asynchronous datapaths up to

67-MHz clock rates and 12-ns access times. Two devices can be configured for bidirectional data buffering without additional logic. Multiple distributed V_{CC} and GND pins, along with Texas Instruments patented output edge control (OEC^{TM}) circuit, dampen simultaneous switching noise.

The write clock (WRTCLK) and read clock (RDCLK) are free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, <u>WRTEN2</u> is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when RDEN, <u>OE1</u>, and <u>OE2</u> are low and output ready (OR) is high. The first word written to memory is clocked through to the output buffer, regardless of the RDEN, <u>OE1</u>, and <u>OE2</u> levels. The OR flag indicates that valid data is present on the output buffer.

The FIFO can be reset asynchronously to WRTCLK and RDCLK. RESET must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up.

The SN74ACT7803 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and OEC are trademarks of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SCAS191C - MARCH 1991 - REVISED APRIL 1998

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS191C - MARCH 1991 - REVISED APRIL 1998

functional block diagram






SCAS191C - MARCH 1991 - REVISED APRIL 1998

Terminal Functions

| TE | RMINAL | | |
|------------------|---|-----|--|
| NAME | NO. | I/O | DESCRIPTION |
| AF/AE | 24 | 0 | Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE, or the default value of 64 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or $(512 - Y)$ or more words. AF/AE is high after reset. |
| D0-D17 | 2–9, 11–12, 14–21 | Ι | 18-bit data input port |
| HF | 22 | 0 | Half-full flag. HF is high when the FIFO memory contains 256 or more words. HF is low after reset. |
| IR | 28 | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is low during reset and goes high on the second low-to-high transition of WRTCLK after reset. |
| OE1 OE2 | 56 30 | I | Output enables. When OE1, OE2, and RDEN are low and OR is high, data is read from the FIFO on a low-to-high transition of RDCLK. When either OE1 or OE2 is high, reads are disabled and the data outputs are in the high-impedance state. |
| OR | 29 | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on Q0–Q17 when OR is high. OR is low during reset and goes high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| PEN | 23 | I | Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D7 is latched as an AF/AE offset value when PEN is low and WRTCLK is high. |
| Q0–Q17 | 33–34, 36–38, 40–43, 45–49, 51, 53–55 | 0 | 18-bit data output port. After the first valid write to empty memory, the first word is output on Q0–Q17 on the third rising edge of RDCLK. OR also is asserted high at this time to indicate ready data. When OR is low, the last word read from the FIFO is present on Q0–Q17. |
| RDCLK | 32 | I | Read clock. RDCLK is a continuous clock and can be asynchronous or coincident to WRTCLK. A low-to-high transition of RDCLK reads data from memory when OE1, OE2, and RDEN are low and OR is high. OR is synchronous to the low-to-high transition of RDCLK. |
| RDEN | 31 | I | Read enable. When RDEN, OE1, and OE2 are low and OR is high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| RESET | 1 | I | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. |
| WRTCLK | 25 | I | Write clock. WRTCLK is a continuous clock and can be asynchronous or coincident to RDCLK. A low-to-high transition of WRTCLK writes data to memory when WRTEN2 is low, WRTEN1 is high, and IR is high. IR is synchronous to the low-to-high transition of WRTCLK. |
| WRTEN1 WRTEN2 | 27 26 | I | Write enables. When WRTEN1 is high, WRTEN2 is low, and IR is high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



SCAS191C - MARCH 1991 - REVISED APRIL 1998




Define the AF/AE Flag Using the Default Value of X = Y = 64

Figure 1. Reset Cycle



SCAS191C – MARCH 1991 – REVISED APRIL 1998








SN74ACT7803 512×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191C - MARCH 1991 - REVISED APRIL 1998







SN74ACT7803 512 \times 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191C - MARCH 1991 - REVISED APRIL 1998

offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 64 are used. The AF/AE flag is high when the FIFO contains X or fewer words or (512 – Y) or more words.

Program enable (\overline{PEN}) should be held high throughout the reset cycle. \overline{PEN} can be brought low only when IR is high and WRTCLK is low. On the following low-to-high transition of WRTCLK, the binary value on D0–D7 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of WRTCLK reprograms Y to the binary value on D0–D7 at the time of the second WRTCLK low-to-high transition. When the offsets are being programmed, writes to the FIFO memory are disabled, regardless of the state of the write enables (WRTEN1, $\overline{WRTEN2}$). A maximum value of 255 can be programmed for either X or Y (see Figure 4). To use the default values of X = Y = 64, \overline{PEN} must be held high.




Figure 4. Programming X and Y Separately

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage range, V _{CC} Input voltage range, V _I | |
|--|-------|
| Voltage range applied to a disabled 3-state output | 5.5 V |
| Package thermal impedance, θ _{JA} (see Note 1) Storage temperature range, T _{stg} | |

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.



SN74ACT7803 512×18 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS191C - MARCH 1991 - REVISED APRIL 1998

recommended operating conditions

| | | | 'ACT78 | 303-15 | 'ACT7803-20 | | 'ACT7803-25 | | 'ACT7803-40 | | UNIT |
|-------|--------------------------------|------------------|--------|--------|-------------|-----|-------------|-----|-------------|-----|------------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | 2 | | 2 | | 2 | | V |
| VIL | Low-level input voltage | _ | | 0.8 | | 0.8 | | 0.8 | | 0.8 | V |
| ЮН | High-level output current | Q outputs, flags | | -8 | | -8 | | -8 | | -8 | mA |
| 1.0.1 | | Q outputs | | 16 | | 16 | | 16 | | 16 | m A |
| IOL | Low-level output current | Flags | | 8 | | 8 | | 8 | | 8 | mA |
| ТА | Operating free-air temperature | | 0 | 70 | 0 | 70 | 0 | 70 | 0 | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER TEST CONDITIONS | | | | ONS | MIN | түр† | MAX | UNIT |
|---------------------------|--|------------------------------|------------------------------|---------------------------------|-----|------|-----|------|
| VOH | | V _{CC} = 4.5 V, | I _{OH} = –8 mA | | 2.4 | | | V |
| Vei | Flags $V_{CC} = 4.5 V$, $I_{OL} = 8 mA$ | | | | 0.5 | V | | |
| VOL | Q outputs | V _{CC} = 4.5 V, | I _{OL} = 16 mA | | | | 0.5 | v |
| Ц | | V _{CC} = 5.5 V, | $V_I = V_{CC} \text{ or } 0$ | | | | ±5 | μΑ |
| IOZ | | V _{CC} = 5.5 V, | AO = ACC or 0 | | | | ±5 | μA |
| ICC | | $V_{I} = V_{CC} - 0.2 V_{O}$ | or 0 | | | | 400 | μA |
| ∆lcc‡ | | V _{CC} = 5.5 V, | One input at 3.4 V, | Other inputs at V_{CC} or GND | | | 1 | mA |
| Ci | | $V_{I} = 0,$ | f = 1 MHz | | | 4 | | pF |
| Co | | V _O = 0, | f = 1 MHz | | | 8 | | pF |

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] This is the supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



SCAS191C - MARCH 1991 - REVISED APRIL 1998

| | timing requirements over recommend | led operating conditions | (see Figures 1 through 5) |
|--|------------------------------------|--------------------------|---------------------------|
|--|------------------------------------|--------------------------|---------------------------|

| | - | | | - | | - | | | | | | |
|-----------------|-----------------|--|--------|--------|--------|--------|--------|--------|-------------|-----|------|--|
| | | | 'ACT78 | 303-15 | 'ACT78 | 303-20 | 'ACT78 | 803-25 | 'ACT7803-40 | | UNIT | |
| | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | |
| fclock | Clock frequency | | | 67 | | 50 | | 40 | | 25 | MHz | |
| t _w | | WRTCLK high or low | 6 | | 7 | | 8 | | 12 | | | |
| | Pulse duration | RDCLK high or low | 6 | | 7 | | 8 | | 12 | | ns | |
| | | PEN low | 8 | | 9 | | 9 | | 12 | | | |
| | | D0–D17 before WRTCLK↑ | 4 | | 5 | | 5 | | 5 | | | |
| t _{su} | Setup time | WRTEN1, WRTEN2 before WRTCLK1 | 4 | | 5 | | 5 | | 5 | | | |
| | | OE1, OE2 before RDCLK↑ | 5 | | 5 | | 6 | | 6 | | ns | |
| | | RDEN before RDCLK↑ | 4 | | 5 | | 5 | | 5 | | | |
| | | Reset: RESET low before first WRTCLK [↑] and RDCLK ^{↑†} | 5 | | 6 | | 6 | | 6 | | | |
| | | PEN before WRTCLK1 | 5 | | 6 | | 6 | | 6 | | | |
| | | D0–D17 after WRTCLK↑ | 0 | | 0 | | 0 | | 0 | | | |
| | | WRTEN1, WRTEN2 after WRTCLK↑ | 0 | | 0 | | 0 | | 0 | | | |
| 4. | Hold time | OE1, OE2, RDEN after RDCLK↑ | 0 | | 0 | | 0 | | 0 | | | |
| th | Hold time | Reset: RESET low after fourth WRTCLK↑ and RDCLK↑† | 2 | | 2 | | 2 | | 2 | | ns | |
| | | PEN high after WRTCLK \downarrow | 0 | | 0 | | 0 | | 0 | | | |
| | | PEN low after WRTCLK1 | 2 | | 2 | | 2 | | 2 | | | |

[†] To permit the clock pulse to be utilized for reset purposes

| switching characteristics over recommended ranges of supply voltage and operating free-air | |
|--|--|
| temperature, C _L = 50 pF (unless otherwise noted) (see Figure 5) | |

| PARAMETER | FROM | то | 'ACT7803-15 | | | 'ACT7803-20 | | 'ACT7803-25 | | 'ACT7803-40 | | UNIT |
|------------------------------|--------------------|----------|-------------|------|------|-------------|-----|-------------|-----|-------------|-----|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT |
| fmax | WRTCLK or RDCLK | | 67 | | | 50 | | 40 | | 25 | | MHz |
| ^t pd | RDCLK↑ | Any Q | 4 | 9.5 | 12 | 4 | 13 | 4 | 15 | 4 | 20 | ns |
| ^t pd [‡] | RDCLK ↑ | Any Q | | 8.5 | | | | | | | | ns |
| | WRTCLK↑ | IR | 3 | | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | ns |
| ÷ . | RDCLK↑ | OR | 3 | | 8.5 | 3 | 11 | 3 | 13 | 3 | 15 | |
| ^t pd | WRTCLK↑ | AF/AE | 7 | | 16.5 | 7 | 19 | 7 | 21 | 7 | 23 | 115 |
| | RDCLK↑ | AF/AE | 7 | | 17 | 7 | 19 | 7 | 21 | 7 | 23 | |
| ^t PLH | WRTCLK↑ | HF | 7 | | 15 | 7 | 17 | 7 | 19 | 7 | 21 | ns |
| ^t PHL | RDCLK↑ | HF | 7 | | 15.5 | 7 | 18 | 7 | 20 | 7 | 22 | ns |
| ^t PLH | RESET low | AF/AE | 2 | | 9 | 2 | 11 | 2 | 13 | 2 | 15 | ns |
| ^t PHL | RESET low | HF | 2 | | 10 | 2 | 12 | 2 | 14 | 2 | 16 | ns |
| ten | OE1, OE2 | Any Q | 2 | | 8.5 | 2 | 11 | 2 | 11 | 2 | 11 | ns |
| ^t dis | OE1, OE2 | Any Q | 2 | | 9.5 | 2 | 11 | 2 | 14 | 2 | 14 | ns |


[‡] This parameter is measured with a 30-pF load (see Figure 6).





SCAS191C - MARCH 1991 - REVISED APRIL 1998

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| | PARAMETER | TEST CO | TYP | UNIT | | |
|-----|-------------------------------|-----------------|-------------------------|-----------|----|----|
| Cpd | Power dissipation capacitance | Outputs enabled | C _L = 50 pF, | f = 5 MHz | 53 | pF |










SCAS191C - MARCH 1991 - REVISED APRIL 1998




TYPICAL CHARACTERISTICS

Figure 8. SN74ACT7803 Idle I_{CC} With RDCLK or WRTCLK Switching



SCAS191C - MARCH 1991 - REVISED APRIL 1998










Figure 10. Word-Width Expansion: $512 \times 36 \mbox{ Bits}$



PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|-------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|------------------------------|
| SN74ACT7803-15DL | ACTIVE | SSOP | DL | 56 | 20 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-15DLR | ACTIVE | SSOP | DL | 56 | 1000 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-20DL | ACTIVE | SSOP | DL | 56 | 20 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-20DLR | ACTIVE | SSOP | DL | 56 | 1000 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-25DL | ACTIVE | SSOP | DL | 56 | 20 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-25DLR | ACTIVE | SSOP | DL | 56 | 1000 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-40DL | ACTIVE | SSOP | DL | 56 | 20 | TBD | CU NIPDAU | Level-1-220C-UNLIM |
| SN74ACT7803-40DLR | ACTIVE | SSOP | DL | 56 | 1000 | TBD | CU NIPDAU | Level-1-220C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated