

CEP4060A/CEB4060A


March 1998

N-Channel Enhancement Mode Field Effect Transistor

4

FEATURES

- 60V , 15A , $R_{DS(ON)}=85m\Omega$ @ $V_{GS}=10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- TO-220 & TO-263 package.



ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	60	V
Gate-Source Voltage	VGS	± 20	V
Drain Current-Continuous -Pulsed	ID	15	A
	IDM	45	A
Drain-Source Diode Forward Current	IS	15	A
Maximum Power Dissipation @ Tc=25°C Derate above 25°C	PD	50	W
		0.35	W/°C
Operating and Storage Temperature Range	TJ, TSTG	-65 to 175	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	°C/W

CEP4060A/CEB4060A

4

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=250\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=60\text{V}, \text{V}_{\text{GS}}=0\text{V}$			25	μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$			±100	nA
ON CHARACTERISTICS^a						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	2	2.8	4	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=7.5\text{A}$		66	85	$\text{m}\Omega$
On-State Drain Current	$\text{I}_{\text{D}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{V}_{\text{DS}}=10\text{V}$	15			A
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_D=7.5\text{A}$		6		S
DYNAMIC CHARACTERISTICS^b						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V}$ $f=1.0\text{MHz}$		292	400	pF
Output Capacitance	C_{oss}			130	200	pF
Reverse Transfer Capacitance	C_{rss}			36	50	pF
SWITCHING CHARACTERISTICS^b						
Turn-On Delay Time	$t_{\text{D}(\text{ON})}$	$\text{V}_{\text{DD}}=30\text{V},$ $\text{I}_D=15\text{A},$ $\text{V}_{\text{GS}}=10\text{V},$ $\text{V}_{\text{GEN}}=25\Omega$		7	20	ns
Rise Time	t_r			65	100	ns
Turn-Off Delay Time	$t_{\text{D}(\text{OFF})}$			15	30	ns
Fall Time	t_f			35	50	ns
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=48\text{V}, \text{I}_D=15\text{A},$ $\text{V}_{\text{GS}}=10\text{V}$		9	17	nC
Gate-Source Charge	Q_{gs}			2		nC
Gate-Drain Charge	Q_{gd}			4		nC

CEP4060A/CEB4060A

ELECTRICAL CHARACTERISTICS ($T_c=25^\circ\text{C}$ unless otherwise noted)

4

Parameter	Symbol	Condition	Min	Typ	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}, I_S = 7.5\text{A}$		0.8	1.3	V

Notes

- a. Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CEP4060A/CEB4060A

4




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area

CEP4060A/CEB4060A

4




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve