- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- Dual 1-of-8 Decoder With Enables
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- CY54FCT138T
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT138T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current

CY54FCT138T . . . D PACKAGE
CY74FCT138T . . . Q OR SO PACKAGE
(TOP VIEW)

Pin		Pin
A_0	1	16 V_{CC}
A_1	2	15 $\overline{O}_0$
A_2	3	14 $\overline{O}_1$
$\overline{E}_1$	4	13 $\overline{O}_2$
$\overline{E}_2$	5	12 $\overline{O}_3$
E_3	6	11 $\overline{O}_4$
$\overline{O}_7$	7	10 $\overline{O}_5$
GND	8	9 $\overline{O}_6$

CY54FCT138T . . . L PACKAGE
(TOP VIEW)

Top pins (left to right): A_1 (3), A_0 (2), NC (1), V_{CC} (20), $\overline{O}_0$ (19)

Left side: A_2 (4), $\overline{E}_1$ (5), NC (6), $\overline{E}_2$ (7), E_3 (8)

Right side: $\overline{O}_1$ (18), $\overline{O}_2$ (17), NC (16), $\overline{O}_3$ (15), $\overline{O}_4$ (14)

Bottom pins (left to right): $\overline{O}_7$ (9), GND (10), NC (11), $\overline{O}_6$ (12), $\overline{O}_5$ (13)

NC – No internal connection

description

The 'FCT138T devices are 1-of-8 decoders. These devices accept three binary weighted inputs (A_0, A_1, A_2) and, when enabled, provide eight mutually exclusive active-low outputs ($\overline{O}_0$–$\overline{O}_7$). The 'FCT138T devices feature three enable inputs: two active low ($\overline{E}_1$, $\overline{E}_2$) and one active high (E_3).

All outputs are high unless $\overline{E}_1$ and $\overline{E}_2$ are low and E_3 is high. This multiple-enable function allows easy parallel expansion of the device to a 1-of-32 (five lines to 32 lines) decoder with just four 'FCT138T devices and one inverter.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

NAME	DESCRIPTION
A	Address inputs
$\overline{E}_1$, $\overline{E}_2$	Enable inputs (active low)
E_3	Enable input (active high)
$\overline{O}$	Outputs

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

CY54FCT138T, CY74FCT138T
1-OF-8 DECODERS

SCCS013B – MAY 1994 – REVISED OCTOBER 2001

ORDERING INFORMATION

T_A	PACKAGE†		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 85°C	QSOP – Q	Tape and reel	5	CY74FCT138CTQCT	FT138-3
	SOIC – SO	Tube	5	CY74FCT138CTSOC	FCT138C
		Tape and reel	5	CY74FCT138CTSOCT	
	QSOP – Q	Tape and reel	5.8	CY74FCT138ATQCT	FT138-1
	SOIC – SO	Tube	5.8	CY74FCT138ATSOC	FCT138A
		Tape and reel	5.8	CY74FCT138ATSOCT	
	QSOP – Q	Tape and reel	9	CY74FCT138TQCT	FT138
−55°C to 125°C	LCC – L	Tube	6	CY54FCT138CTLMB	
	LCC – L	Tube	12	CY54FCT138TLMB	
	CDIP – D	Tube	12	CY54FCT138TDMB	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INPUTS						OUTPUTS							
$\overline{E}_1$	$\overline{E}_2$	E_3	A_0	A_1	A_2	$\overline{O}_0$	$\overline{O}_1$	$\overline{O}_2$	$\overline{O}_3$	$\overline{O}_4$	$\overline{O}_5$	$\overline{O}_6$	$\overline{O}_7$
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = High logic level, L = Low logic level, X = Don't care

TEXAS INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

logic diagram (positive logic)

Pin numbers shown are for the D, Q, and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential .... –0.5 V to 7 V
DC input voltage range .... –0.5 V to 7 V
DC output voltage range .... –0.5 V to 7 V
DC output current (maximum sink current/pin) .... 120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package .... 90°C/W
$\qquad\qquad\qquad\qquad\qquad\qquad\qquad\qquad$ SO package .... 57°C/W
Ambient temperature range with power applied, T_A .... –65°C to 135°C
Storage temperature range, T_{stg} .... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		CY54FCT138T			CY74FCT138T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			−12			−32	mA
I_{OL}	Low-level output current			32			64	mA
T_A	Operating free-air temperature	−55		125	−40		85	°C

NOTE 2:   All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		CY54FCT138T			CY74FCT138T			UNIT
			MIN	TYP[†]	MAX	MIN	TYP[†]	MAX	
V_{IK}	V_{CC} = 4.5 V,	I_{IN} = −18 mA		−0.7	−1.2				V
	V_{CC} = 4.75 V,	I_{IN} = −18 mA					−0.7	−1.2	
V_{OH}	V_{CC} = 4.5 V,	I_{OH} = −12 mA	2.4	3.3					V
	V_{CC} = 4.75 V	I_{OH} = −32 mA				2			
		I_{OH} = −15 mA				2.4	3.3		
V_{OL}	V_{CC} = 4.5 V,	I_{OL} = 32 mA		0.3	0.55				V
	V_{CC} = 4.75 V,	I_{OL} = 64 mA					0.3	0.55	
V_{hys}	All inputs			0.2			0.2		V
I_I	V_{CC} = 5.5 V,	V_{IN} = V_{CC}			5				µA
	V_{CC} = 5.25 V,	V_{IN} = V_{CC}						5	
I_{IH}	V_{CC} = 5.5 V,	V_{IN} = 2.7 V			±1				µA
	V_{CC} = 5.25 V,	V_{IN} = 2.7 V						±1	
I_{IL}	V_{CC} = 5.5 V,	V_{IN} = 0.5 V			±1				µA
	V_{CC} = 5.25 V,	V_{IN} = 0.5 V						±1	
I_{OS}[‡]	V_{CC} = 5.5 V,	V_{OUT} = 0 V	−60	−120	−225				mA
	V_{CC} = 5.25 V,	V_{OUT} = 0 V				−60	−120	−225	
I_{off}	V_{CC} = 0 V,	V_{OUT} = 4.5 V			±1			±1	µA
I_{CC}	V_{CC} = 5.5 V,	$V_{IN} \leq$ 0.2 V, $V_{IN} \geq V_{CC}$ − 0.2 V		0.1	0.2				mA
	V_{CC} = 5.25 V,	$V_{IN} \leq$ 0.2 V, $V_{IN} \geq V_{CC}$ − 0.2 V					0.1	0.2	
ΔI_{CC}	V_{CC} = 5.5 V, V_{IN} = 3.4 V[§], f_1 = 0, Outputs open		0.5	2				mA
	V_{CC} = 5.25 V, V_{IN} = 3.4 V[§], f_1 = 0, Outputs open					0.5	2	
I_{CCD}[¶]	V_{CC} = 5.5 V, Outputs open, One bit switching at 50% duty cycle, $V_{IN} \leq$ 0.2 V or $V_{IN} \geq V_{CC}$ − 0.2 V		0.06	0.12				mA/ MHz
	V_{CC} = 5.25 V, Outputs open, One bit switching at 50% duty cycle, $V_{IN} \leq$ 0.2 V or $V_{IN} \geq V_{CC}$ − 0.2 V					0.06	0.12	

[†] Typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

[§] Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS			CY54FCT138T			CY74FCT138T			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
I_C#	$V_{CC} = 5.5$ V, Outputs open, Switch $\overline{E}_1$, $\overline{E}_2$, or E_3	One output switching at $f_1 = 10$ MHz at 50% duty cycle	$V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V		0.7	1.4				mA
			$V_{IN} = 3.4$ V or GND		1	2.4				
	$V_{CC} = 5.25$ V, Outputs open, Switch $\overline{E}_1$, $\overline{E}_2$, or E_3	One output switching at $f_1 = 10$ MHz at 50% duty cycle	$V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V					0.7	1.4‖	
			$V_{IN} = 3.4$ V or GND					1	2.4‖	
C_i					5	10		5	10	pF
C_o					9	12		9	12	pF

† Typical values are at $V_{CC} = 5$ V, $T_A = 25°C$.
# $I_C = I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD} (f_0/2 + f_1 \times N_1)$
  Where:
  I_C = Total supply current
  I_{CC} = Power-supply current with CMOS input levels
  ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4$ V)
  D_H = Duty cycle for TTL inputs high
  N_T = Number of TTL inputs at D_H
  I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)
  f_0 = Clock frequency for registered devices, otherwise zero
  f_1 = Input signal frequency
  N_1 = Number of inputs changing at f_1
  All currents are in milliamperes and all frequencies are in megahertz.
‖ Values for these conditions are examples of the I_{CC} formula.

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY54FCT138T		CY54FCT138CT		UNIT
			MIN	MAX	MIN	MAX	
t_{PLH}	A	$\overline{O}$	1.5	12	1.5	6	ns
t_{PHL}			1.5	12	1.5	6	
t_{PLH}	$\overline{E}_1$ or $\overline{E}_2$	$\overline{O}$	1.5	12.5	1.5	6.1	ns
t_{PHL}			1.5	12.5	1.5	6.1	
t_{PLH}	E_3	$\overline{O}$	1.5	12.5	1.5	6.1	ns
t_{PHL}			1.5	12.5	1.5	6.1	

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY74FCT138T		CY74FCT138AT		CY74FCT138CT		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	$\overline{O}$	1.5	9	1.5	5.8	1.5	5	ns
t_{PHL}			1.5	9	1.5	5.8	1.5	5	
t_{PLH}	$\overline{E}_1$ or $\overline{E}_2$	$\overline{O}$	1.5	9	1.5	5.9	1.5	5	ns
t_{PHL}			1.5	9	1.5	5.9	1.5	5	
t_{PLH}	E_3	$\overline{O}$	1.5	9	1.5	5.9	1.5	5	ns
t_{PHL}			1.5	9	1.5	5.9	1.5	5	

PARAMETER MEASUREMENT INFORMATION

From Output Under Test — **Test Point**

C_L = 50 pF (see Note A) — 500 Ω

LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS

From Output Under Test

C_L = 50 pF (see Note A) — 500 Ω — 500 Ω — S1 — 7 V / Open / GND

LOAD CIRCUIT FOR 3-STATE OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open

Timing Input 1.5 V — 3 V / 0 V

t_{su} t_h

Input 1.5 V 1.5 V — 3 V / 0 V — t_w

Data Input 1.5 V 1.5 V — 3 V / 0 V

VOLTAGE WAVEFORMS PULSE DURATION

VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

Input 1.5 V 1.5 V — 3 V / 0 V

In-Phase Output 1.5 V 1.5 V — V_{OH} / V_{OL} — t_{PLH} t_{PHL}

Out-of-Phase Output 1.5 V 1.5 V — V_{OH} / V_{OL} — t_{PHL} t_{PLH}

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

Output Control 1.5 V 1.5 V — 3 V / 0 V

Output Waveform 1 (see Note B) 1.5 V — $\approx$3.5 V / V_{OL} + 0.3 V / V_{OL} — t_{PZL} t_{PLZ}

Output Waveform 2 (see Note B) 1.5 V — V_{OH} / V_{OH} – 0.3 V / $\approx$0 V — t_{PZH} t_{PHZ}

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265