## 16-bit Proprietary Microcontroller

CMOS

## F²MC-16F MB90246A Series

## MB90246A

## ■ DESCRIPTION

The MB90246A series is a 16-bit microcontroller optimum to control mechatronics such as a hard disk drive unit.
The instruction set of $F^{2}$ MC-16F CPU core inherits AT architecture of $F^{2} M^{*}$ - $16 / 16 \mathrm{H}$ family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32 -bit accumulator for processing long word data (32-bit).
The MB90246A series contains a production addition unit as peripheral resources for enabling easy implementation of functions supported by IIR and FIR digital filters. It also supports a wealth of peripheral functions including:

- an 8/10-bit A/D converter having eight channels;
- an 8-bit D/A converter having three channels;
- UART;
- an 8-bit PWM timer having four channels;
- a timer having three plus one channels;
- an input capture (ICU) having two channels; and
- a DTP/external interrupt circuit having four channels.
* : F²MC stands for FUJITSU Flexible Microcontroller.

PACKAGE
100-pin Plastic LQFP
(FPT-100P-M05)

## MB90246A Series

## FEATURES

- Clock

Operating clock can be selected from divided-by-2, 4, 8 or 32 of oscillation (at oscillation of $32 \mathrm{MHz}, 1 \mathrm{MHz}$ to 16 MHz ).
Minimum instruction execution time of 62.5 ns (at machine clock of 16 MHz )

- CPU addressing space of 16 Mbytes

Internal addressing of 24-bit
External accessing can be performed by selecting 8/16-bit bus width (external bus mode)

- Instruction set optimized for controller applications

Rich data types (bit, byte, word, long word)
Rich addressing mode (23 types)
High code efficiency
Enhanced precision calculation realized by the 32-bit accumulator
Signed multiplication/division instruction

- Instruction set designed for high level language (C) and multi-task operations

Adoption of system stack pointer
Enhanced pointer indirect instructions
Barrel shift instructions

- Enhanced execution speed

8 -byte instruction queue

- Enhanced interrupt function

Priority levels: 8 levels
External interrupt input ports: 4 ports

- Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI2OS)

- Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)
Stop mode (mode in which oscillation is stopped)
Hardware stand-by mode
Gear function

- Process

CMOS technology

- I/O port

General-purpose I/O ports (CMOS): 38
General-purpose I/O ports (TTL): 11
General-purpose I/O ports (N-ch open-drain): 8
Total: 57

- Timer

Timebase timer/watchdog timer: 1 channel
8-bit PWM timer: 4 channels
16-bit re-load timer: 3 channels

- 16-bit I/O timer

16-bit free-run timer: 1 channel
Input capture (ICU): 2 channels

- I/O simple serial interface

Clock synchronized transmission can be used.

- UART: 1 channel

Clock asynchronized or clock synchronized serial transmission can be selectively used.

- DTP/external interrupt circuit: 4 channels

A module for starting extended intelligent I/O service (EI2OS) and generating an external interrupt triggered by an external input.

## MB90246A Series

## (Continued)

- Delayed interrupt generation module

Generates an interrupt request for switching tasks.

- 8/10-bit A/D converter: 8 channels

8 -bit or 10-bit resolution can be selectively used.
Starting by an external trigger input.

- 8-bit D/A converter

Resolution: 8 bits $\times 3$ channels

- DSP interface for the IIR filter

Function dedicated to IIR calculation
Up to eight items of results of signed multiplication of $16 \times 16$ bits are added.

Up to three $N$ and $M$ values can be set at your disposal.

PRODUCT LINEUP

| Part number <br> Item |  | MB90246A | MB90V246 |
| :---: | :---: | :---: | :---: |
| Classification |  | Mass-produced product | Evaluation product |
| ROM size |  | None |  |
| RAM size |  | $4 \mathrm{k} \times 8$ bits | $6 \mathrm{k} \times 8$ bits |
| CPU functions |  | The number of instructions: 412 <br> Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes <br> Data bit length: 1 bit, 4 bits, 8 bits, 16 bits, 32 bits <br> Minimum execution time: 62.5 ns (at machine clock of 16 MHz ) <br> Interrupt processing time: $1.0 \mu \mathrm{~s}$ (at machine clock of 16 MHz , minimum value) |  |
| Ports |  | General-purpose I/O ports (CMOS output): 38 General-purpose I/O ports (TTL input): 11 General-purpose I/O ports ( N -ch open-drain output): 8 Total: 57 |  |
| Timebase timer |  | 18-bit counter <br> Interrupt interval: $0.256 \mathrm{~ms}, 1.024 \mathrm{~ms}, 4.096 \mathrm{~ms}, 16.384 \mathrm{~ms}$ (at oscillation of 32 MHz ) |  |
| Watchdog timer |  | Reset generation interval: $3.58 \mathrm{~ms}, 14.33 \mathrm{~ms}, 28.67 \mathrm{~ms}, 57.34 \mathrm{~ms}$ (at oscillation of 32 MHz , minimum value) |  |
| 8/16-bit PWM timer |  | Number of channels: 4 <br> Pulse interval: $0.25 \mu \mathrm{~s}$ to 32.77 ms (at oscillation of 32 MHz ) |  |
| 16-bit re-load timer |  | Number of channels: 3 16-bit re-load timer operation Interval: 125 ns to 131 ms (at machine clock of 16 MHz ) External event count can be performed. <br> Number of channels: 3 16-bit re-load timer operation <br> Interval: 125 ns to 131 ms (at machine clock of 16 MHz ) External event count can be performed. |  |
| 16-bit I/O timer | 16-bit free-run timer | Number of channel: 1 <br> Overflow interrupts or intermediate bit interrupts may be generated. |  |
|  | Input capture (ICU) | Number of channel: 2 <br> Rewriting a register value upon a pin input (rising, falling, or both edges) |  |
| I/O simple serial interface |  | Number of channels: 2 <br> Clock synchronized transmission ( 62.5 kbps to 8 Mbps ) |  |
| UART |  | Clock asynchronized transmission ( 2404 bps to 500 kbps ) Clock synchronized transmission ( 250 kbps to 2 Mbps ) Transmission can be performed by bi-directional serial transmission or by master/slave connection. |  |
| DTP/external interrupt circuit |  | Number of inputs: 4 <br> Started by a rising edge, a falling edge, an " H " level input, or an " L " level input. External interrupt circuit or extended intelligent I/O service (EIOS) can be used. |  |
| Delayed interrupt generation module |  | An interrupt generation module for switching tasks used in real-time operating systems. |  |

## MB90246A Series

(Continued)

| Part number <br> Item | MB90246A MB90V246 |
| :---: | :---: |
| 8/10-bit A/D converter | Conversion precision: 10-bit or 8-bit can be selectively used. Number of inputs: 8 <br> One-shot conversion mode (converts selected channel only once) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly) |
| 8-bit D/A converter | Number of channels: 3 <br> Resolution: 8 bits <br> Based on the R-2R system |
| DSP interface for the IIR filter | Function dedicated to IIR calculation Up to 8 items of results of signed multiplication of $16 \times 16$ bits are added. <br>  <br> (When oscillation is 32 MHz and when $\mathrm{N}=\mathrm{M}=3$ ) Up to three N and M values can be set at your disposal. |
| Low-power consumption (stand-by) mode | Sleep/stop/hardware stand-by/gear function |
| Process | CMOS |
| Power supply voltage for operation* | 4.5 V to 5.5 V |

*:Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") Assurance for the MB90V246 is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V , an operating temperature of 0 to 70 degrees centigrade, and an clock frequency of 1.6 MHz to 32 MHz .

Note: A 64-word RAM for product addition is supported in addition to the above RAMs.
PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB90246A | MB90V246 |
| :--- | :---: | :---: |
| FPT-100P-M05 | $\circ$ | $\times$ |
| PGA-256C-A02 | $\times$ | $\bigcirc$ |

$\bigcirc$ : Available $x$ : Not available
Note: For more information about each package, see section "■ Package Dimensions."

## - DIFFERENCES AMONG PRODUCTS

## Memory Size

In evaluation with an evaluation chips, note the difference between the evaluation chip and the chip actually used.
The RAM size is 4 Kbytes for the MB90246A, and 6 Kbytes for the MB90V246.

## MB90246A Series

## PIN ASSIGNMENT

(Top view)

(FPT-100P-M05)

## MB90246A Series

## PIN DESCRIPTION

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 80 | X0 | A | This is a crystal oscillator pin. |
| 81 | X1 |  |  |
| 47 to 49 | MD0 to MD2 | C | This is an input pin for selecting operation modes. Connect directly to Vcc or Vss. |
| 75 | $\overline{\text { RST }}$ | B | This is external reset request signal. |
| 50 | $\overline{\text { HST }}$ | C | This is a hardware stand-by input pin. |
| 91 to 98 | P10 to P17 | D | This is a general-purpose I/O port. This function is valid in the 8-bit mode where the external bus is valid. |
|  | D08 to D15 |  | This is an I/O pin for the upper 8-bit of the external address data bus. <br> This function is valid in the 16 -bit mode where the external bus is valid. |
| $\begin{aligned} & 16 \text { to } 20, \\ & 22 \text { to } 24 \end{aligned}$ | $\begin{aligned} & \text { P40 to P44, } \\ & \text { P45 to P47 } \end{aligned}$ | E | This is a general-purpose I/O port. <br> This function becomes valid in the bit where the upper address control register is set to select a port. |
|  | A16 to A20, A21 to A23 |  | This is an output pin for the upper 8-bit of the external address bus. This function is valid in the mode where the external bus is valid and the upper address control register is set to select an address. |
| 70 | P50 | E | This is a general-purpose I/O port. This function becomes valid when the CLK output is disabled. |
|  | CLK |  | This is a CLK output pin. <br> This function becomes valid when CLK output is enabled. |
| 71 | P51 | D | This is a general-purpose I/O port. This function becomes valid when the external ready function are disabled. |
|  | RDY |  | This is a ready input pin. <br> This function becomes valid when the external ready function is enabled. |
| 72 | P52 | D | This is a general-purpose I/O port. <br> This function becomes valid when the hold function are disabled. |
|  | $\overline{\text { HAK }}$ |  | This is a hold acknowledge output pin. <br> This function becomes valid when the hold function is enabled. |
| 73 | P53 | D | This is a general-purpose I/O port. <br> This function becomes valid when the hold function are disabled. |
|  | HRQ |  | This is a hold request input pin. This function becomes valid when the hold function is enabled. |
| 74 | P54 | E | This is a general-purpose I/O port. <br> This function becomes valid, in the external bus 8-bit mode, or $\overline{\text { WRH }}$ pin output is disabled. |
|  | $\overline{\text { WRH }}$ |  | This is a write strobe output pin for the upper 8-bit of the data bus. This function becomes valid when the external bus 16 -bit mode is selected, and $\overline{W R H}$ output pin is enabled. |

## MB90246A Series

| Pin no. | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: |
| 76 | P55 | E | This is a general-purpose I/O port. This function becomes valid when $\overline{W R L} / \overline{W R}$ pin output is disabled. |
|  | $\overline{\mathrm{WR}}$ |  | This is a write strobe output pin for the lower 8-bit of data bus. |
|  | $\overline{\text { WRL }}$ |  | This function becomes valid when WRL/WR pin output is enabled. WRL is used for holding the lower 8 -bit for write strobe in 16 -bit access operations, while $\overline{W R}$ is used for holding 8 -bit data for write strobe in 8 -bit access operations. |
| 77 | P56 | E | This pin cannot be used as a general-purpose port. |
|  | $\overline{\mathrm{RD}}$ |  | This is a read strobe output pin for the data bus. This function is valid in the mode where the external bus is valid. |
| 78,28,27 | P57,P73,P72 | E | This is a general-purpose I/O port. |
| $\begin{aligned} & 36 \text { to } 39, \\ & 41 \text { to } 44 \end{aligned}$ | $\begin{aligned} & \text { P60 to P63, } \\ & \text { P64 to P67, } \end{aligned}$ | G | This is an I/O port of an N-ch open-drain type. When the data register is read by a read instruction other than the modify write instruction with the corresponding bit in ADER set at " 0 ", the pin level is acquired. The value set in the data register is output to the pin as is. |
|  | AN0 to AN3, AN4 to AN7 |  | This is an analog input pin of the $8 / 10$-bit A/D converter. When using this input pin, set the corresponding bit in ADER at " 1 ". Also, set the corresponding bit in the data register at " 1 ". |
| 25 | P70 | E | This is a general-purpose I/O port. |
|  | ASR0 |  | This is a data input pin for input capture 0 . Because this input is used as required when the input capture 0 is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally. |
| 26 | P71 | E | This is a general-purpose I/O port. |
|  | ASR1 |  | This is a data input pin of input capture 1. Because this input is used as required when input capture 1 is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| 29 to 31 | P74 to P76 | E | This is a general-purpose I/O port. This function becomes valid when outputs from 16-bit re-load timer $0-2$ are disabled. |
|  | TIN0 to TIN 2 |  | This is an input pin of 16 -bit timer. Because this input is used as required whin 16 -bit timer 0-2 is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
|  | TOT0 to TOT2 |  | These are output pins for 16 -bit re-load timer 0 and 1 . This function becomes valid when output from 16-bit re-load timer $0-2$ are enabled. |
| 51 to 53 | P82 to P84 | H | This is a general-purpose I/O port. This function becomes valid when data output from 8-bit D/A converter $0-2$ are disabled. |
|  | DAO0 to DAO2 |  | This is an output pin of 8 -bit D/A converter. This function becomes valid when data output from 8-bit D/A converter 0-2 are enabled. |

[^0](Continued)

## MB90246A Series

| Pin no. | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 54 to 56 | P85 to P87 | E | This is a general-purpose I/O port. This function becomes valid when output from PWM0 - PWM2 are disabled. |
|  | PWM0 to PWM2 |  | This is an output pin of 8-bit PWM timer. This function becomes valid when output from PWM0 - PWM2 are enabled. |
| $\begin{aligned} & 57 \\ & 58 \end{aligned}$ | $\begin{aligned} & \text { P90, } \\ & \text { P91 } \end{aligned}$ | F | This is a general-purpose I/O port. |
|  | INTO, INT1 |  | This is a request input pin of the DTP/external interrupt circuit ch. 0 and 1. <br> Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally. |
| 59 | P92 | E | This is a general-purpose I/O port. |
|  | INT2 |  | This is an input pin of the DTP/external interrupt circuit ch.2. Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally. |
|  | $\overline{\text { ATG }}$ |  | This is a trigger input pin of the 8/10-bit A/D converter. Because this input is used as requited when the $8 / 10$-bit $\mathrm{A} / \mathrm{D}$ converter is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| 60 | P93 | E | This is a general-purpose I/O port. <br> This function is always valid. <br> This function becomes valid when output from PWM3 is disabled. |
|  | INT3 |  | This is a request input of the DTP/external interrupt circuit ch. 3. <br> Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such output are made intentionally. |
|  | PWM3 |  | This is an output pin of 8-bit PWM timer. This function becomes valid when output from PWM3 is enabled. |
| 61 | P94 | E | This is a general-purpose I/O port. This function becomes valid when serial data output from UART is disabled. |
|  | SID0 |  | This is a serial data I/O pin of UART. <br> This function becomes valid when serial data output from UART is enabled. <br> Because this input is used as required when UART is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |


| Pin no. LQFP* | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: |
| 62 | P95 | E | This is a general-purpose I/O port. This function becomes valid when data output from UART is disabled. |
|  | SOD0 |  | This is a data output pin of UART. This function becomes valid when data output from UART is enabled. |
| 63 | P96 | E | This is a general-purpose I/O port. This function becomes valid when clock output from UART is disabled. |
|  | SCK0 |  | This is a clock I/O pin of UART. This function becomes valid when clock output from UART is enabled. <br> Because this input is used as required when UART is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. |
| $\begin{gathered} 1 \text { to } 6, \\ 100, \\ 99 \end{gathered}$ | $\begin{aligned} & \text { A02 to A07, } \\ & \text { A01, } \\ & \text { A00 } \end{aligned}$ | E | This is an output pin for the lower 8-bit of the external address bus. |
| $\begin{gathered} 7, \\ 8, \\ 10 \text { to } 15 \end{gathered}$ | A08, A09, A10 to A15 | E | This is an output pin for the middle 8-bit of the external address bus. <br> This function is valid in the mode where the external bus is valid and the middle address control refister is set to select an address. |
| 64 | PAO | E | This is a general-purpose I/O port. |
|  | SID1 |  | This is a data input pin of I/O simple serial interface 1. Because this input is used as required when I/O simple serial interface 1 is performing input operations, and it is necessarey to stop outputs by other functions unless such outputs are made intentionally. |
| 65 | PA1 | E | This is a general-purpose I/O port. This function becomes valid when data output from I/O simple serial interface 1 is disabled. |
|  | SOD1 |  | This is a data output pin of I/O simple serial interface 1. This function becomes valid when data output from I/O simple serial interface 1 is enabled. |
| 66 | PA2 | E | This is a general-purpose I/O port. <br> This function becomes valid when clock output from I/O simple serial interface 1 is disabled. |
|  | SCK1 |  | This is a clock output pin of I/O simple serial interface 1. This function becomes valid when clock output from I/O simple serial interface 1 is enabled. |

## MB90246A Series

(Continued)

| Pin no. | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: |
| 67 | PA3 | E | This is a general-purpose I/O port. |
|  | SID2 |  | This is a data input pin of I/O simple serial interface 2. Because this input is used as required when is performing input operations, and it is I/O simple serial interface 2 necessarey to stop outputs by other functions unless such outputs are made intentionally. |
| 68 | PA4 | E | This is a general-purpose I/O port. This function becomes valid when data output from I/O simple serial interface 2 is disabled. |
|  | SOD2 |  | This is a data output pin of I/O simple serial interface 2. This function becomes valid when data output from I/O simple serial interface 2 is enabled. |
| 69 | PA5 | E | This is a general-purpose I/O port. <br> This function becomes valid when clock output from I/O simple serial interface 2 is disabled. |
|  | SCK2 |  | This is clock output pin of I/O simple serial interface 2. This function becomes valid when clock output from I/O simple serial interface 2 is enabled. |
| 83 to 90 | D00 to D07 | D | This is an I/O pin for the lower 8-bit of the external data bus. |
| $\begin{aligned} & 21, \\ & 82 \end{aligned}$ | V cc | Power supply | This is power supply to the digital circuit. |
| $\begin{aligned} & 9, \\ & 40, \\ & 79 \end{aligned}$ | Vss | Power supply | This is a ground level of the digital circuit. |
| 32 | AV ${ }_{\text {cc }}$ | Power supply | This is power supply to the analog circuit. Make sure to turn on/turn off this power supply with a voltage exceeding AVcc applied to Vcc . |
| 33 | AVRH | Power supply | This is a reference voltage input to the A/D converter. Make sure to turn on/turn off this power supply with a voltage exceeding AVRH applied to AV cc. |
| 34 | AVRL | Power supply | This is a reference voltage input to the A/D converter. |
| 35 | AVss | Power supply | This is a ground level of the analog circuit. |
| 45 | DVRH | Power supply | This is an external reference power supply pin for the D/A converter. |
| 46 | DVRL | Power supply | This is an external reference power supply pin for the D/A converter. |

*:FPT-100P-M05

## MB90246A Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - For oscillation of 32 MHz <br> - Oscillation feedback resistor approx. $1 \mathrm{M} \Omega$ |
| B |  | - CMOS level hysteresis input (without stand-by control) <br> - Pull-up resistor approx. $50 \mathrm{k} \Omega$ |
| C |  | - CMOS level hysteresis input (without stand-by control) |
| D |  | - CMOS level output <br> - TTL level input (with stand-by control) |

(Continued)

## MB90246A Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS level output <br> - CMOS level hysteresis input (with stand-by control) |
| F | Standby control signal (during interrupt disable) | - CMOS level input <br> - CMOS level hysteresis input (with stand-by control (during interrupt disable)) |
| G |  | - N-ch open-drain <br> - CMOS level output <br> - CMOS level hysteresis input <br> - Analog input (with analog control) |
| H |  | - CMOS level output <br> - Analog output <br> - CMOS level hysteresis input (with stand-by control) |

## MB90246A Series

## HANDLING DEVICES

1. Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up)

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding $\mathrm{V}_{\mathrm{cc}}$ or an voltage below $\mathrm{V}_{\mathrm{ss}}$ is applied to input or output pins or a voltage exceeding the rating is applied across $V_{c c}$ and $V_{s s}$.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage ( $\mathrm{AVcc}, \mathrm{AVRH}$ ) and analog input voltages not exceed the digital voltage ( $\mathrm{V}_{\mathrm{cc}}$ ).

## 2. Connection of Unused Pins

Leaving unused pins open may result in abnormal operations. Clamp the pin level by connecting it to a pull-up or a pull-down resistor.

## 3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.

## - Using external clock



## 4. Power Supply Pins

In products with multiple Vcc or Vss pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level and abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect $\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{V}_{\text {ss }}$ pins via lowest impedance to power lines.
It is recommended to provide a bypass capacitor of around $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{cc}}$ and V ss pin near the device.

## 5. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X 0 and X 1 pins with an grand area for stabilizing the operation.

## MB90246A Series

## 6. Turning-on Sequence of Power Supply to A/D Converter, D/A Converter and Analog Inputs

Make sure to turn on the $A / D$ converter power supply ( $\mathrm{AV} \mathrm{cc}, \mathrm{AVRH}, \mathrm{AVRL}$ ), $\mathrm{D} / \mathrm{A}$ converter power supply and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).
Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVRH or AVcc (turning on/off the analog and digital supplies simultaneously is acceptable).

## 7. Connection of Unused Pins of A/D Converter

Connect unused pins of $\mathrm{A} / \mathrm{D}$ converter to $\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}, \mathrm{AV} \mathrm{ss}=\mathrm{AVRH}=\mathrm{AVRL}=\mathrm{V} s \mathrm{~s}$.
8. "MOV @AL, AH", "MOVW @AL, AH" Instructions

When the above instruction is performed to I/O space, an unnecessary writing operation may be performed (\#FF, \#FFFF) in the internal bus.
Use the compiler function for inserting an NOP instruction before the above instructions to avoid the writing operation.
Accessing RAM space with the above instruction does not cause any problem.

## 9. Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.

## 10.External Reset Input

To reset the internal securely, "L" level input to the $\overline{\mathrm{RST}}$ pin must be at least 5 machine cycle.

## 11. $\overline{\text { HST }}$ Pin

Make sure HST pin is set to "H" level when turn on the power supply. Also make sure HST pin is never set to " L " level, when RST pin is set to " L " level.

## 12.CLK Pin


*: At P50/CLK pin in the external bus mode, CLK output is selected as an initial value.

## MB90246A Series

## BLOCK DIAGRAM



## MB90246A Series

## MEMORY MAP



The ROM data of bank FF is reflected in the upper address of bank 00 , realizing effective use of the C compiler small model. The lower 16 -bit of bank FF and the lower 16 -bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".

## MB90246A Series

## F²MC-16F CPU PROGRAMMING MODEL

## (1) Dedicated Registers



## MB90246A Series

## (2) General-purpose Registers


(3) Processor Status (PS)

| PS | ILM |  |  | RP |  |  |  |  | CCR |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | ILM2 | ILM1 | ILMO | B4 | B3 | B2 | B1 | B0 | - | 1 | S | T | N | Z | V | C |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | 0 | 1 | X | X | X | X | X |

—: Unused
$X$ : Indeterminate

## MB90246A Series

I/O MAP

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000000н | (System reservation area)*1 |  |  |  |  |
| 000001н | PDR1 | Port 1 data register | R/W! | Port 1 | XXXXXXXXв |
| 000002н | (System reservation area)*1 |  |  |  |  |
| 000004н | PDR4 | Port 4 data register | R/W! | Port 4 | XXXXXXXXв |
| 000005н | PDR5 | Port 5 data register | R/W! | Port 5 | XXXXXXXX |
| 000006н | PDR6 | Port 6 data register | R/W! | Port 6 | 11111111 в |
| 000007 | PDR7 | Port 7 data register | R/W! | Port 7 | $-X X X X X X X$ в |
| 000008н | PDR8 | Port 8 data register | R/W! | Port 8 | XXXXXX--в |
| 000009н | PDR9 | Port 9 data register | R/W! | Port 9 | $-X X X X X X X$ в |
| 00000Ан | PDRA | Port A data register | R/W! | Port A | $--X X X X X X$ в |
| $\begin{gathered} \hline 00000 \mathrm{BH}_{\mathrm{H}} \\ \text { to } \\ 00000 \mathrm{~F}_{\mathrm{H}} \end{gathered}$ | (Vacancy) |  |  |  |  |
| 000010н | (System reservation area)*1 |  |  |  |  |
| 000011н | DDR1 | Port 1 direction register | R/W | Port 1 | 0000000 в |
| 000012н | $($ System reservation area)*1 |  |  |  |  |
| 000014н | DDR4 | Port 4 direction register | R/W | Port 4 | 00000000 в |
| 000015 | DDR5 | Port 5 direction register | R/W | Port 5 | 00000000 в |
| 000016н | ADER | Analog input enable register | R/W | Port 6, 8/10-bit A/D converter | 11111111 в |
| 000017 | DDR7 | Port 7 direction register | R/W | Port 7 | -0000000в |
| 000018н | DDR8 | Port 8 direction register | R/W | Port 8 | $000000-$ в |
| 000019н | DDR9 | Port 9 direction register | R/W | Port 9 | - XXXXXXXв |
| 00001Aн | DDRA | Port A direction register | R/W | Port A | --000000в |
| $\begin{gathered} \hline 00001 \mathrm{BH} \\ \text { to } \\ 00001 \mathrm{~F}_{\mathrm{H}} \end{gathered}$ | (Vacancy) |  |  |  |  |
| 000020н | SCR1 | Serial control status register 1 | R/W | I/O simple serial interface 1 | 1000000 в |
| 000021н | SSR1 | Serial status register 1 | R |  | -------1в |
| 000022н | SDR1L | Serial data register 1 (L) | R/W |  | XXXXXXXXв |
| 000023н | SDR1H | Serial data register 1 (H) | R/W |  | XXXXXXXX |

(Continued)

## MB90246A Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000024н | SCR2 | Serial control status register 2 | R/W | I/O simple serial interface 2 | 10000000 в |
| 000025н | SSR2 | Serial status register 2 | R |  | -------1 в |
| 000026н | SDR2L | Serial data register 2 (L) | R/W |  | XXXXXXXXв |
| 000027н | SDR2H | Serial data register 2 (H) | R/W |  | XXXXXXXXв |
| 000028н | UMC | Mode control register | R/W | UART | 00000100 в |
| 000029н | USR | Status register | R/W |  | 00010000 в |
| 00002Ан | UIDR/ UODR | Input data register/ output data register | R/W |  | ХХХХХХХХв |
| 00002Вн | URD | Rate and data register | R/W |  | 00000000 в |
| 00002Сн | PWMC3 | PWM3 operating mode control register | R/W | 8-bit PWM timer 3 | $00000 \times \mathrm{X} 1$ в |
| 00002D | (Vacancy) |  |  |  |  |
| 00002Ен | PRLL3 | PWM3 re-road register (L) | R/W | 8-bit PWM timer 3 | XXXXXXXXв |
| 00002F ${ }^{\text {\% }}$ | PRLH3 | PWM3 re-road register (H) | R/W |  | XXXXXXXXв |
| 000030н | ENIR | DTP/interrupt enable register | R/W | DTP/external interrupt circuit | ----0000в |
| 000031н | EIRR | DTP/interrupt factor register | R/W |  | ----0000в |
| 000032н | ELVR | Request level setting register | R/W |  | 0000000 в |
| 000033н | (Vacancy) |  |  |  |  |
| 000034н | PWMCO | PWM0 operating mode control register | R/W | 8-bit PWM timer 0 | $00000 \times \mathrm{X} 1$ в |
| 000035 | (Vacancy) |  |  |  |  |
| 000036н | PRLLO | PWM0 re-road register (L) | R/W | 8-bit PWM timer 0 | XXXXXXXXв |
| 000037н | PRLH0 | PWM0 re-road register (H) | R/W |  | XXXXXXXXв |
| 000038 | PWMC1 | PWM1 operating mode control register | R/W | 8-bit PWM timer 1 | $00000 \times X 1$ в |
| 000039н | (Vacancy) |  |  |  |  |
| 00003Ан | PRLL1 | PWM1 re-road register (L) | R/W | 8-bit PWM timer 1 | XXXXXXXXв |
| 00003Вн | PRLH1 | PWM1 re-road register (H) | R/W |  | XXXXXXXX |
| 00003Cн | PWMC2 | PWM2 operating mode control register | R/W | 8-bit PWM timer 2 | $00000 \times \mathrm{X}$ в |
| 00003D | (Vacancy) |  |  |  |  |
| 00003Ен | PRLL2 | PWM2 re-road register (L) | R/W | 8-bit PWM timer 2 | XXXXXXXX |
| 00003F\% | PRLH2 | PWM2 re-road register (H) | R/W |  | XXXXXXXXв |
| 000040н | TMCSR0 | Timer control status register 0 lower digits | R/W | 16-bit re-load timer 0 | 00000000 в |
| 000041H |  | Timer control status register 0 upper digits | R/W |  | ----0000 в |

(Continued)

## MB90246A Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000042н | TMR0 | 16-bit timer register 0 | R | 16-bit re-load timer 0 | XXXXXXXX |
| 000043н |  |  |  |  | XXXXXXXX |
| 000044н | TMRLR0 | 16-bit re-load register 0 | R/W |  |  |
| 000045 |  |  |  |  | XXXXXXXX |
| 000046н | (Vacancy) |  |  |  |  |
| 000047 |  |  |  |  |  |  |  |  |
| 000048 | TMCSR1 | Timer control status register 1 lower digits | R/W | 16-bit re-load timer 1 | 00000000 в |
| 000049н |  | Timer control status register 1 upper digits | R/W |  | ----0000в |
| 00004Ан | TMR1 | 16-bit timer register 1 | R |  | XXXXXXXXв |
| 00004Вн |  |  |  |  | XXXXXXXX |
| 00004CH | TMRLR1 | 16-bit re-load register 1 | R/W |  | XXXXXXXX |
| 00004D |  |  |  |  | XXXXXXXX |
| 00004Ен | (Vacancy) |  |  |  |  |
| 00004Fн |  |  |  |  |  |  |  |  |
| 000050н | TMCSR2 | Timer control status register 2 lower digits | R/W | 16-bit re-load timer 2 | 00000000 в |
| 000051н |  | Timer control status register 2 upper digits | R/W |  | ----1111в |
| 000052н | TMR2 | 16-bit timer register 2 | R |  | XXXXXXXXв |
| 000053н |  |  |  |  | XXXXXXXX |
| 000054н | TMRLR2 | 16-bit re-load register 2 | R/W |  | XXXXXXXXв |
| 000055 ${ }^{\text {H }}$ |  |  |  |  | XXXXXXXX |
| $\begin{aligned} & 000056 \mathrm{H} \\ & \text { to } \\ & 000059 \mathrm{H} \end{aligned}$ | (Vacancy) |  |  |  |  |
| 00005Ан | DADR0 | D/A data register 0 | R/W | 8-bit D/A converter 0 | XXXXXXXX |
| 00005Вн | DACR0 | D/A control register 0 | R/W |  | -------0 в |
| 00005CH | DADR1 | D/A data register 1 | R/W | 8-bit D/A converter 1 | XXXXXXXX |
| 00005D | DACR1 | D/A control register 1 | R/W |  | ------0 в |
| 00005Ен | DADR2 | D/A data register 2 | R/W | 8 -bit D/A | XXXXXXXXв |
| 00005F | DACR2 | D/A control register 2 | R/W | converter 2 | -------0 в |
| 000060н | IPCP0 | Input capture register 0 | R | 16-bit I/O timer (input capture 0,1 ) | XXXXXXXXв |
| 000061н |  |  |  |  | XXXXXXXX |
| 000062н | IPCP1 | Input capture register 1 | R |  |  |
| 000063н |  |  |  |  | XXXXXXXXв |
| 000064н | ICS0 | Input capture control register | R/W |  | 00000000 в |

## MB90246A Series

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 000065 \mathrm{H} \\ \text { to } \\ 00006 \mathrm{BH} \end{gathered}$ | (Vacancy) |  |  |  |  |
| 00006Сн | TCDT | Timer data register | R/W | 16-bit I/O timer (16-bit free-run timer) | 00000000 в |
| 00006D |  |  |  |  | 00000000 в |
| 00006Ен | TCCS | Timer control status register | R/W |  | 00000000 в |
| 00006Fн | (Vacancy) |  |  |  |  |
| 000070н | ADCSL | A/D control status register lower digits | R/W | 8/10-bit A/D converter | 000-0000в |
| 000071н | ADCSH | A/D control status register upper digits | R/W |  | -000--00в |
| 000072н | ADCT | Conversion time setting register | R/W |  | XXXXXXXXв |
| 000073н |  |  |  |  | XXXXXXXXв |
| 000074 | ADTL0 | A/D data register 0 | R |  | XXXXXXXXв |
| 000075 | ADTH0 |  | R |  | ------**в |
| 000076н | ADTL1 | A/D data register 1 | R |  | XXXXXXXX |
| 000077н | ADTH1 |  | R |  | -----**в |
| 000078н | ADTL2 | A/D data register 2 | R |  | XXXXXXXX |
| 000079н | ADTH2 |  | R |  | ------**в |
| 00007 Ан | ADTL3 | A/D data register 3 | R |  | XXXXXXXX |
| 00007Вн | ADTH3 |  | R |  | ------**в |
| $\begin{gathered} 00007 \mathrm{C}_{\mathrm{H}} \\ \text { to } \\ 00007 \mathrm{~F}_{\mathrm{H}} \end{gathered}$ | (Vacancy) |  |  |  |  |
| 000080н | MCSR | Product addition control status register lower digits | R/W | DSP interface for the IIR filter | ХХХ0XXX0в |
| 000081н |  | Product addition control status register digits | R/W |  | - XXXXXXXв |
| 000082н | MCCRL | Product addition continuation control register lower digits | R/W |  | 00000000 в |
| 000083н | MCCRH | Product addition continuation control register upper digits | R/W |  | ------00в |
| 000084н | MDORL | Production addition output register | R |  | XXXXXXXXв |
| 000085н | MDORL |  |  |  | XXXXXXXXв |
| 000086н | MDORM |  | R |  | XXXXXXXXв |
| 000087н | MDORH |  | R |  | XXXXXXXXв |
| 000088н |  |  |  |  | XXXXXXXXв |

(Continued)

## MB90246A Series

(Continued)

| Address | Abbreviated register name | Register name | Read/ write | Resource name | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline 000089 \text { н } \\ \text { to } \\ 00008 \text { F }_{\text {н }} \end{array}$ | (Vacancy) |  |  |  |  |
| $\begin{array}{\|c\|} \hline 000090_{\mathrm{H}} \\ \text { to } \\ 00009 \mathrm{E}_{\mathrm{H}} \end{array}$ | (System reservation area)*1 |  |  |  |  |
| 00009F\% | DIRR | Delayed interrupt factor generation/ cancellation register | R/W | Delayed interrupt generation module | -------0 в |
| 0000AOH | STBYC | Standby control register | R/W | Low-power consumption (stand-by) mode | 0001 XXXX в |
| $\begin{array}{\|c\|} \hline 0000 \mathrm{~A} 1_{\mathrm{H}} \\ \text { to } \\ 0000 \mathrm{~A} 3 \mathrm{H} \end{array}$ | $(S y s t e m$ reservation area)*1 |  |  |  |  |
| 0000A4н | HACR | Upper address control register | W | External bus pin | *2 |
| 0000A5 ${ }^{\text {H }}$ | EPCR | External pin control register | W |  | *2 |
| 0000А8н | WDTC | Watchdog timer control register | R/W | Watchdog timer | XXXXXXXX |
| 0000A9н | TBTC | Timebase timer control register | R/W | Timebase timer | -XX00100в |
| 0000B0н | ICROO | Interrupt control register 00 | R/W | Interrupt controller | 00000111 в |
| 0000B1н | ICR01 | Interrupt control register 01 | R/W |  | 00000111 в |
| 0000B2н | ICR02 | Interrupt control register 02 | R/W |  | 00000111 в |
| 0000В3н | ICR03 | Interrupt control register 03 | R/W |  | 00000111 в |
| 0000B4н | ICR04 | Interrupt control register 04 | R/W |  | 00000111 в |
| 0000B5 ${ }_{\text {н }}$ | ICR05 | Interrupt control register 05 | R/W |  | 00000111 в |
| 0000B6н | ICR06 | Interrupt control register 06 | R/W |  | 00000111 в |
| 0000B7 ${ }_{\text {H }}$ | ICR07 | Interrupt control register 07 | R/W |  | 00000111 в |
| 0000В8н | ICR08 | Interrupt control register 08 | R/W |  | 00000111 в |
| 0000B9н | ICR09 | Interrupt control register 09 | R/W |  | 00000111 в |
| 0000ВАн | ICR10 | Interrupt control register 10 | R/W |  | 00000111 в |
| 0000BBн | ICR11 | Interrupt control register 11 | R/W |  | 00000111 в |
| 0000BCH | ICR12 | Interrupt control register 12 | R/W |  | 00000111 в |
| 0000BD | ICR13 | Interrupt control register 13 | R/W |  | 00000111 в |
| 0000ВЕн | ICR14 | Interrupt control register 14 | R/W |  | 00000111 в |
| 0000BF ${ }_{\text {H }}$ | ICR15 | Interrupt control register 15 | R/W |  | 00000111 в |
| $\begin{array}{\|c\|} \hline 0000 \mathrm{COH} \\ \text { to } \\ 0000 \mathrm{FF} \end{array}$ | (External area)*3 |  |  |  |  |

## MB90246A Series

Descriptions for read/write
R/W: Readable and writable
R: Read only
W: Write only
R/W!: Bits for reading operation only or writing operation only are included. Refer to the register lists for specific resource for detailed information.

Descriptions for initial value
0 : The initial value of this bit is " 0 ".
1 : The initial value of this bit is " 1 ".
$X$ : The initial value of this bit is indeterminate.

- : This bit is not used. The initial value is indeterminate.
* : The storage type varies with the value of the ADCSH CREG bit.
*1: Access prohibited.
*2: The initial value varies with bus mode.
*3: This area is the only external access area having an address of 0000FFн or lower. Access to any of the addresses specified as reserved areas in the table is handled as if an internal area were accessed. A signal for accessing an external bus is not generated.
*4: When a register described as R/W! or W in the read/write column is accessed by a bit setting instruction or other read modify write instructions, the bit pointed to by the instruction becomes a set value. If a bit is writable by other bits, however, malfunction occurs. You must not, therefore, access that register using these instructions.

Note: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.

## MB90246A Series

INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| Interrupt source | $\mathrm{El}^{2} \mathrm{OS}$ support | Interrupt vector |  |  | Interrupt control register |  | Priority ${ }^{* 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Num | ber | Address | ICR | Address |  |
| Reset | $\times$ | \# 08 | 08н | FFFFDCH | - | - | High |
| INT9 instruction | $\times$ | \# 09 | 09н | FFFFD84 | - | - |  |
| Exception | $\times$ | \# 10 | 0Ан | FFFFD4 ${ }_{\text {H }}$ | - | - |  |
| DTP/external interrupt circuit Channel 0 | $\bigcirc$ | \# 11 | OBн | FFFFDOH | ICR00 | 0000B0н |  |
| DTP/external interrupt circuit Channel 1 | $\bigcirc$ | \# 13 | ODн | FFFFCC8 | ICR01 | 0000B1н |  |
| Input capture (ICU) Channel 0 | $\bigcirc$ | \# 15 | OFH | FFFFFCOH | ICR02 | 0000B2н |  |
| Input capture (ICU) Channel 1 | $\triangle$ | \# 17 | 11H | FFFFB88 |  |  |  |
| I/O simple serial interface Channel 2 | $\triangle$ | \# 18 | 12н | FFFFB64 | ICR03 | 0000B3н |  |
| DTP/external interrupt circuit Channel 2 | $\bigcirc$ | \# 19 | 13н | FFFFBB0 | ICR04 | 0000B4н |  |
| DTP/external interrupt circuit Channel 3 | $\bigcirc$ | \# 21 | 15н | FFFFA84 | ICR05 | 0000B5 |  |
| 16-bit free-run timer Overflow | $\bigcirc$ | \# 23 | 17H | FFFFAOH | ICR06 | 0000B6 ${ }_{\text {н }}$ |  |
| Timebase timer Interval interrupt | $\bigcirc$ | \# 25 | 19н | FFFF98 ${ }_{\text {H }}$ | ICR07 | 0000B7 ${ }_{\text {H }}$ |  |
| 16-bit re-load timer Channel 0 | $\bigcirc$ | \# 27 | 1Вн | FFFF90 ${ }_{\text {H }}$ | ** | 0000B |  |
| 8-bit PWM timer Channel 0 | $\times$ | \# 28 | 1 CH | FFFF8C ${ }_{\text {H }}$ | ICRO8 | 0000 |  |
| 16-bit re-load timer Channel 1 | $\bigcirc$ | \# 29 | 1Dн | FFFF88 ${ }_{\text {H }}$ | ICR09*1 | 0000B9н |  |
| 8-bit PWM timer Channel 1 | $\times$ | \# 30 | 1Ен | FFFF84н | IGRO) | о000в |  |
| 16-bit re-load timer Channel 2 | $\bigcirc$ | \# 31 | 1FH | FFFF80H | ICR10*1 | 0000ВАн |  |
| 8-bit PWM timer Channel 2 | $\times$ | \# 32 | 20н | FFFF7CH |  |  |  |
| 8/10-bit A/D converter measurement complete | $\bigcirc$ | \# 33 | 21н | FFFF78 ${ }_{\text {+ }}$ | ICR11*1 | 0000BBн |  |
| 8-bit PWM timer Channel 3 | $\times$ | \# 34 | 22н | FFFF74 ${ }_{\text {H }}$ |  |  |  |
| I/O simple serial interface Channel 1 | $\bigcirc$ | \# 35 | 23н | FFFF70н | ICR12 | 0000BC |  |
| UART transmission complete | $\bigcirc$ | \# 37 | 25 | FFFF68 ${ }_{\text {H }}$ | ICR13 | 0000BD ${ }_{\text {H }}$ |  |
| UART reception complete | - | \# 39 | 27 H | FFFF60 ${ }_{\text {H }}$ | ICR14 | 0000ВEн |  |
| Delayed interrupt generation module | $\times$ | \# 42 | 2Ан | FFFF54 ${ }_{\text {¢ }}$ | ICR15 | 0000BF\% | $\checkmark$ |
| Stack fault | $\times$ | \# 255 | FF ${ }_{\text {H }}$ | FFFCOOH | - | - | Low |

O:Can be used
$x$ : Can not be used
© : Can be used. With Extended intelligent I/O service (EI2OS) stop function at abnormal operation.
$\triangle$ : Can be used if interrupt request using ICR are not commonly used.

## MB90246A Series

*1: - Interrupt levels for peripherals that commonly use the ICR register are in the same level.

- When the extended intelligent $I / O$ service (EI2OS) is specified in a peripheral device commonly using the ICR register, only one of the functions can be used.
- When the extended intelligent $I / O$ service ( $\mathrm{E} I^{2} \mathrm{OS}$ ) is specified for one of the peripheral functions, interrupts can not be used on the other function.
*2: The level shows priority of same level of interrupt invoked simultaneously.


## MB90246A Series

## PERIPHERALS

## 1. I/O Port

## (1) Input/output Port

Ports 1, 4, 5, 7 to 9 , A are general-purpose I/O ports having a combined function as an external bus pin and a resource input. The input output ports function as general-purpose I/O port only in the single-chip mode. In the external bus mode, the ports are configured as external bus pins, and part of pins for port 4 can be configured as general-purpose I/O port by setting the bus control signal select register (ECSR).

- Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to " 1 ".
Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.
The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

Note: When a read-modify-write type instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.

- Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to " 0 ".
When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.
When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.
Reading the PDR register reads out the pin level ("0" or " 1 ").

## - Block diagram



[^1]
## MB90246A Series

## (2) N-ch Open-drain Port

Port 6 is general-purpose I/O port having a combined function as resource input/output. Each pin can be switched between resource and port bitwise.

- Operation as output port

When a data is written into the PDR register, the data is latched to the output latch of PDR. When the output latch value is set to " 0 ", the output transistor is turned on and the pin status is put into an "L" level output, while writing " 1 " turns off the transistor and put the pin in a high-impedance status.
If the output pin is pulled-up, setting output latch value to " 1 " puts the pin in the pull-up status.
Reading the PDR register returns the pin value (same as the output latch value in the PDR).
Note: Execution of a read-modify-write instruction (e.g. bit set instruction) reads out the output latch value rather than the pin value, leaving output latch that is not manipulated unchanged.

- Operation as input port

Setting corresponding bit of the PDR register to " 1 " turns off the output transistor and the pin is put into a highimpedance status.
Reading the PDR register returns the pin value ("0" or " 1 ").

## - Block diagram



Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode

## MB90246A Series

## (3) Register Configuration

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit $7 \ldots \ldots \ldots \ldots$ bit 0 000001н

| P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | (System reservation area) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |  |
| bit 15. |  | bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
|  | DR5) |  | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit $7 \ldots \ldots \ldots \ldots$ bit 0 000005 H

| P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 |  | (PDR4) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W R/W |  | R/W | R/W | R/W | R/W | R/W |  | bit 1 | bit 0 |
| bit 15 |  |  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 |  |  |
| (PDR7) |  |  | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit $7 \ldots \ldots \ldots \ldots$ bit 0 000007H

| - | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

(PDR6)
Port 7 data register (PDR7)

Address bit $15 \cdots \cdots \cdots$ bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0

000008н | (PDR9) | P87 | P86 | P85 | P84 | P83 | P82 | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 ..........
000009 ${ }_{\text {H }}$

| - | P96 | P95 | P94 | P93 | P92 | P91 | P90 |  | (PDR8) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W R/W R/W R/W R/W R/W R/W R/W |  |  |  |  |  |  |  |  |  |  |
| bit $15 \cdots \ldots \ldots$ bit 8 bit 7 |  |  |  | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| (Vacancy) |  |  | - | - | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
|  |  |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit $7 \ldots \ldots \ldots$........... 0 000011H

| P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | (System reservation area) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

Address bit 15 . $\qquad$ bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
000014н

| (DDR5) | P47 | P46 | P45 | P44 | P43 | P42 | P41 | P40 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit $7 \ldots \ldots \ldots \ldots$ bit 0
000015 н

| P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

(DDR4)
Port 5 direction register
(DDR5)

Address bit 15
000016н


Analog input enable register (ADER)

## MB90246A Series

(Continued)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 . | ... | .bit 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000017H | - | P76 | P75 | P74 | P73 | P72 | P71 | P70 |  | (ADER) |  | Port 7 direction register (DDR7) |
|  | $\begin{array}{llllllllll}- & \text { R/W } & \text { R/W } & \text { R/W } & \text { R/W } & \text { R/W } & \text { R/W } & \text { R/W } & & \\ \text { bit } 15 \cdots \cdots & \cdots & \text { bit } 8 & \text { bit } 7 & \text { bit } 6 & \text { bit } 5 & \text { bit } 4 & \text { bit } 3 & \text { bit } 2 & \text { bit } 1\end{array}$ bit 0 |  |  |  |  |  |  |  |  |  |  |  |
| Address |  |  |  |  |  |  |  |  |  |  |  |  |
| 000018H | (DDR9) |  |  | P87 | P86 | P85 | P84 | P83 | P82 | - | - | Port 8 direction register (DDR8) |
|  |  |  |  | R/W | R/W | R/W | R/W | R/W | R/W | - | - |  |
| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit $7 \ldots \ldots \ldots \ldots$ bit 0 |  |  |  |
| 000019H | - | P96 | P95 | P94 | P93 | P92 | P91 | P90 | (DDR8) |  |  | Port 9 direction register (DDR9) |
|  | R/W R/W |  | -R/W $\cdots$. R/W |  | R/Wbit 6 | $\begin{aligned} & \text { R/W } \\ & \text { bit } 5 \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & \text { bit } 4 \end{aligned}$ | R/W |  |  |  |  |
|  | bit 15 | ... | bit 8 | bit 7 |  |  |  | bit 3 | bit 2 | bit 1 | bit 0 | Port A direction register (DDRA) |
| $00001 \text { Ан }$ | (Vacancy) |  |  | - | - P | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |  |
|  |  |  |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |  |
| R/W: | Readble Unused | and writa |  |  |  |  |  |  |  |  |  |  |

## MB90246A Series

## 2. Timebase Timer

The timebase timer is a 18-bit free-run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of $2^{13} / \mathrm{HCLK}, 2^{15} / \mathrm{HCLK}, 2^{17} / \mathrm{HCLK}$, and $2^{19} / \mathrm{HCLK}$.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.
(1) Register Configuration

- Timebase timer control register (TBTC)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit $7 \times \ldots \ldots \ldots \ldots$. ${ }^{\text {a }}$ bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000A9H | RESV | - | - | TBIE | TBOF | TBR | TBC1 | TBC0 | (WDTC) | 0XX00000 в |
|  | R/W | - | - | R/W | R/W | W | R/W | R/W |  |  |

R/W: Readable and writable
R : Read only
W: Write only

- : Unused

X : Indeterminate
RESV : Reserved bit

## (2) Block Diagram



## MB90246A Series

## 3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

## (1) Register Configuration

- Watchdog timer control register (WDTC)


R: Read only
W: Write only
X : Indeterminate

## (2) Block Diagram



HCLK: Oscillation clock

## MB90246A Series

## 4. 8-bit PWM Timer

The 8-bit PWM timer is a re-load timer module that can generate a pulse wave with any period/duty ratio. It uses pulse output control according to timer operation for PWM (Pulse Width Modulation) output.
An appropriate external circuit allows the 8-bit PWM timer to operate as a D/A converter.
The 8-bit PWM timer module consists of two 8-bit re-load registers used to specify "H" width and "L" width and of a down counter that is loaded alternately with those values and counts down.

- A pulse waveform with any period and duty ratio is generated.
- An output pulse's duty ratio of 0.4 to 99.6 percent can be set.
- An appropriate external circuit allows this PWM timer to operate as a D/A converter.
- An interrupt request can be generated by counter underflow.
- The count clock can be selected from two types of timebase timer output.
(1) Register Configuration
- PWM0 to 3 operating mode control register (PWM)

- PWMO to 3 re-load register (PRLL, PRLH)


[^2]
## MB90246A Series

(2) Block Diagram


HCLK : Oscillation clock

## MB90246A Series

## 5. 16-bit Re-load Timer

The 16-bit re-load timer has an internal clock mode for counting down in synchronization to three types of internal clocks and an event count mode for counting down detecting a given edge of the pulse input to the external bus pin, and either of the two functions can be selectively used.
For this timer, an "underflow" is defined as the timing of transition from the counter value of "0000" to "FFFFh". According to this definition, an underflow occurs after [re-load register setting value +1 ] counts.
In operating the counter, the re-load mode for repeating counting operation after re-loading a counter value after an underflow or the one-shot mode for stopping the counting operation after an underflow can be selectively used.
Because the timer can generate an interrupt upon an underflow, the timer conforms to the extended intelligent I/O service (EI²OS).
The MB90246A series has 3 channels of 16 -bit re-load timers.

## (1) Register Configuration

- Timer control status register 0, 1, 2 upper digits (TMCSR0, TMCSR1, TMCSR2: H)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit $7 \ldots \ldots \ldots \ldots$ bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMCSR0 : 000041H TMCSR1 $: 000049$ н | - | - | - | - | CSL1 | CSLO | MOD2 | MOD1 | (TMCSR : L) | --0000в |
| TMCSR2:000051н | - | - | - | - | R/W | R/W | R/W | R/W |  |  |

- Timer control status register 0, 1, 2 lower digits (TMCSR0, TMCSR1, TMCSR2: L)

| Address | bit $15 \cdots \ldots \ldots \ldots$ bit 8 bit 7 |  | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TMCSRO : 000040H } \\ & \text { TMCSR1 } 000048 \mathrm{H} \end{aligned}$ | (TMCSR : H) | MODO | OUTE | OUTL | RELD | INTE | UF | CNTE | TRG |
| TMCSR2:000050н |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

- 16 -bit timer register 0, 1 (TMR0, TMR1, TMR2)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
TMR0: 000042н
TMR1: 00004Ан
TMR2 : 000052н

| D 15 | D 14 | D 13 | D 12 | D 11 | D 10 | D 9 | D 8 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R | R | R | R | R | R | R | R | R |

Initial value XXXXXXXX XXXXXXXX XXXXXXXX

- 16-bit re-load register 0, 1 (TMRLO,TMRL1)

Address bit 15bit 14bit 13bit 12bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
TMRLRO : 000044
TMRLR1:00004С
TMRLR2 : 000054н

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | W | W | W | W | W | W | W | W | W | W | W | W | W | W | W |

Initial value XXXXXXXX XXXXXXXXB XXXXXXXX

R/W : Readable and writable
R : Read only
W:Write only

- : Unused

X : Indeterminate

## MB90246A Series

## (2) Block Diagram



## MB90246A Series

## 6. 16-bit I/O Timer

The 16-bit I/O timer module consists of one 16-bit free-run timer, two input capture (ICU) circuits, and four output comparators.
This complex module allows two independent waveforms to be output on the basis of the 16 -bit free-run timer. Input pulse width and external clock periods can, therfore, be measured.
The 16-bit I/O timer consists of:

- a 16-bit free-run timer; and
- two input captures (ICU).
- Block diagram



## MB90246A Series

## (1) 16-bit Free-run Timer

The 16 -bit free-run timer consists of a 16-bit up counter, a prescaler, and a control register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU).

- A counter operation clock can be selected from four internal clocks.
- An interrupt request can be issued to the CPU by counter overflow.
- The extended intelligent I/O service (EI2OS) can be activated.
- The 16 -bit free-run timer counter is cleared to " 0000 н" by a reset or by clearing the timer (TCCS: CLK = 0).


## - Register configuration

- Timer control status register (TCCS)

| Address | bit 15..........bit 8 bit 7 |  | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00006Eн | (Vacancy) | RESV | IVF | IVFE | STOP | RESV | CLR | CLK1 | CLK0 | 00000000 в |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- Timer data register (TCDT)

| A | bit 15bit 14bit 13bit 12bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 00006 \mathrm{D}_{\mathrm{H}} \\ & 00006 \mathrm{CH}_{\mathrm{H}} \end{aligned}$ | T15 | T14 | T13 | T12 | T11 | T10 | T09 | T08 | T07 | T06 | T05 | T04 | T03 | T02 | T01 | T00 | $\begin{aligned} & 00000000 \mathrm{~B} \\ & 00000000 \text { b } \end{aligned}$ |

R/W : Readable and writable
RESV : Reserved bit

## - Block diagram


$\phi$ : Machine clock frequency
OF : Overflow
: Interrupt number

## MB90246A Series

## (2) Input Capture (ICU)

The input capture (ICU) consists of a capture register corresponding to two 16-bit external input pins, a control register, and an edge detector. Upon input of a trigger edge through an external input pin, the counter value of the 16 -bit free-run timer is stored into the input capture register, and an interrupt request can be generated concurrently.

- A capture interrupt can be generated independently for each capture unit.
- The extended intelligent $\mathrm{I} / \mathrm{O}$ service (EI2OS) can be activated.
- A trigger edge direction can be selected from rising/falling/both edges.
- Since two input capture units can be operated independent of each other, up to two events can be measured independently.
- The input capture function is suited for measurements of intervals (frequencies) and pulse-widths.


## - Register configuration

- Input capture control status register (ICS)

| Address | bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICSO : 000064 | (Vacancy) | ICP1 | ICP0 | ICE1 | ICE0 | EG11 | EG10 | EG01 | EG00 | 00000000 в |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- Input capture register (IPCP0, IPCP1)

Address bit 15bit 14bit 13bit 12bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 IPCPO : 000061н IPCP1: 000063н IPCPO: 000060н IPCP1: 000062н


Initial value

R/W : Readable and writable
R : Read only
X : Indeterminate

## - Block diagram



## MB90246A Series

## 7. Simple I/O Serial Interface

The 8/16-bit simple I/O serial interface transfers data synchronously with a clock.

- Communications direction: Concurrent processing of transmission (Whether data is to be sent or received must be judged by the user.)
- Transfer mode: Clock synchronization function (Only data are transferred.)
- Transfer rate:DC to $\phi / 2$ ( $\phi$ : Machine clock. Frequencies of up to 8 MHz are available when the machine clock is rated at 16 MHz .)
- Shift clock: A machine clock division clock is used as the shift clock. (One of four division ratios can be selected.). A shift clock is output only during data transfer.
- Data transfer format: MSB first can be selected. 8 or 16 bits can be selected as data length. Only data are transferred.
- Interrupt request: An interrupt request is issued upon termination of transfer.
- Inter-CPU connection: Only 1:1 (bidirectional communication)


## (1) Register Configuration

- Serial control status register 1, 2 (SCR)

- Serial status register 1, 2 (SSR)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7.......... bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SSR1: 000021н <br> SSR2:000025н | - | - | - | - | - | - | - | BUSY | (SCR) | - -1 в |
|  | - | - | - | - | - | - | - | R |  |  |

- Serial data register 1, 2 (SDR)

Address bit 15bit 14bit 13bit 12bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
SDR1H: 000023H
SDR2H: 000027H
SDR1L: 000022н
SDR2L: 000026н


Initial value ХХХХХХХХХ ХХХХХХХХв

R/W : Readable and writable
R : Read only
$\bar{x}$ : Unused
X : Indeterminate

## MB90246A Series

(2) Block Diagram


## MB90246A Series

## 8. UART

UARTO is a general-purpose serial data communication interface for performing synchronous or asynchronous communication (start-stop synchronization system). In addition to the normal duplex communication function (normal mode), UARTO has a master-slave type communication function (multi-processor mode).

- Data buffer: Full-duplex double buffer
- Transfer mode:Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

- Baud rate: With dedicated baud rate generator, selectable from 12 types

External clock input possible
Internal clock (A clock supplied from 16-bit re-load timer 2 can be used.)

- Data length: 7 bit to 9 bit selective (with a parity bit)

6 bit to 8 bit selective (without a parity bit)

- Signal format: NRZ (Non Return to Zero) system
- Reception error detection: Framing error

Overrun error
Parity error (not available in multi-processor mode)

- Interrupt request: Receive interrupt (receive complete, receive error detection)

Receive interrupt (transmit complete)
Transmit/receive conforms to extended intelligent I/O service (EI2OS)

- Master/slave type communication function: 1 (master) to n (slave) communication possible (multi-processor mode)
(1) Register Configuration
- Status register (USR)

- Mode control register (UMC)

| Address | bit $15 \cdots \cdots \cdots \cdots$ bit 8 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000028н | (USR) | PEN | SBL | MC1 | MC0 | SMDE | RFC | SCKE | SOE | 00000100 ${ }_{\text {b }}$ |
|  |  | R/W | R/W | R/W | R/W | R/W | W | R/W | R/W |  |

- Rate and data register (URD)

Address
00002Вн

| bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCH | RC3 | RC2 | RC1 | RC0 | BCH0 | P | D8 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

$\qquad$ Initial value
00000000в

- Input data register (UIDR)

- Output data register (UODR)


[^3]
## MB90246A Series

## (2) Block Diagram


*: Interrupt number

## MB90246A Series

## 9. DTP/External Interrupt Circuit

The DTP (Data Transfer Peripheral)/external interrupt circuit is located between peripheral equipment connected externally and the $\mathrm{F}^{2} \mathrm{MC}$-16F CPU and transmit interrupt requests or data transfer requests generated by peripheral equipment to the CPU, generates external interrupt request and starts the extended intelligent I/O service (EI2OS).

## (1) Register Configuration

- DTP/interrupt factor register (EIRR)

- DTP/interrupt enable register (ENIR)

| Address |  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value- - - - 00000в |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000030н | (EIRR) | RESV | RESV | RESV | RESV | EN3 | EN2 | EN1 | ENO |  |
|  |  | - | - | - | - | R/W | R/W | R/W | R/W |  |

- Request level setting register (ELVR)


[^4]
## MB90246A Series

## (2) Block Diagram


*: Interrupt signal

## MB90246A Series

## 10. Delayed Interrupt Generation Module

The delayed interrupt generation module generates interrupts for switching tasks for development on a realtime operating system (REALOS series). The module can be used to generate softwarewise generates hardware interrupt requests to the CPU and cancel the interrupts.

This module does not conform to the extended intelligent I/O service (EI2OS).

## (1) Register Configuration

- Delayed interrupt factor generation/cancellation register (DIRR)


R/W: Readable and writable

- : Unused


## (2) Block Diagram



## MB90246A Series

## 11. 8/10-bit A/D Converter

The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.

- Minimum conversion time: $6.13 \mu \mathrm{~s}$ (at machine clock of 16 MHz , including sampling time)
- Minimum sampling time: 3.75 s (at machine clock of 16 MHz )
- Conversion time: The sampling time can be set arbitrarily.

Serial to parallel converter with a sample hold circuit

- Conversion method
- Resolution: 10 -bit or 8 -bit selective
- Analog input pins: Selectable from eight channels by software

Single conversion mode: Single conversion for the specified channel
Scan conversion mode: Scan conversions for maximum of four channel

- Interrupt requests can be generated and the extended intelligent I/O service (EI ${ }^{2} \mathrm{OS}$ ) can be started after the end of $A / D$ conversion.
- Starting factors for conversion: Selected from software activation, 16 -bit re-load timer 1 output (rising edge), and external trigger (falling edge).
- A data buffer that covers four channels is supported. The results of conversion are stored into the data buffer.


## MB90246A Series

## (1) Register Configuration

- A/D control status register upper digits (ADCSH)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit 7 . $\ldots \ldots \ldots$ bit 0 | Initial value$-000--00 \text { в }$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000071H | - | ACS2 | ACS1 | ACSO | - | - | CREG | SCAN | (ADCSL) |  |
|  | - | R/W | R/W | R/W | - | - | R/W | R/W |  |  |

- A/D control status register lower digits (ADCSL)

| Address |  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000070H | (ADCSH) | BUSY | INT | INTE | - | STS1 | STSO | STAR | RESV |
|  |  | R/W | R/W | R/W | - | R/W | R/W | R/W | R/W |

Initial value 000-0000в

- A/D data register 0 to 3 (ADTH, ADTL)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
ADTHO : 000075 ADTH1: 000077н ADTH2 : 000079н ADTH3: 00007Bн


Initial value $----* *$ в
$\overline{X X X X X X X X}$

ADTLO : 000074н
ADTL1: 000076н
ADTL2 : 000078н
ADTL3: 00007Ан

- Conversion time setting register (ADCT)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
000073н
000072н


Initial value ХХХХХХХХв XXXXXXXXв

- Analog input enable register (ADER)

R/W: Readable and writable
R : Read only
- : Unused

X : Indeterminate

* : The CREG bit value of ADCSH makes different storage styles.

RESV : Reserved bit

## MB90246A Series

(2) Block Diagram


TO : 16-bit re-load timer channel 1 output

## MB90246A Series

## 12. 8-bit D/A Converter

The 8 -bit D/A converter, which is based on the R-2R system, supports 8 -bit resolution mode. It contains two channels each of which can be controlled in terms of output by the D/A control register.
(1) Register Configuration

- D/A control register 0 (DACRO)

- D/A control register 1 (DACR1)


> Initial value
------0в

- D/A control register 2 (DACR2)

- D/A data register 0 (DADR0)

| Address | bit 15 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & \text { XXXXXXX } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00005Ан | (DACR0) | DA07 | DA06 | DA05 | DA04 | DA03 | DA02 | DA01 | DA00 |  |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- D/A data register 1 (DADR1)

| Address | bit 15 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & \text { ХХХХХХХХ } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00005CH | (DACR1) | DA17 | DA16 | DA15 | DA14 | DA13 | DA12 | DA11 | DA10 |  |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- D/A data register 2 (DADR2)

| Address |  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Initial value XXXXXXXX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00005Ен | (DACR2) | DA27 | DA26 | DA25 | DA24 | DA23 | DA22 | DA21 | DA20 |  |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

[^5]
## MB90246A Series

(2) Block Diagram


Note: The 8 -bit D/A converter supports channels 0 to 2. A value enclosed by <and > is for channels 1 and 2 .

## MB90246A Series

## 13. DSP Interface for the IIR Filter

The DSP interface for the IIR filter is a unit which covers product addition ( $\Sigma \mathrm{Bi} \times \mathrm{Yj}+\Sigma \mathrm{Am} \times \mathrm{Xn}$ ) by hardware. This interface allows IIR filter calculation to be performed readily and in a high speed.

The DSP interface for the IIR filter has the following features.

- Coefficients $A$ and $B$, and variables $X$ and $Y$ have 16-bit length, and four banks are supported.
- (1 to 4$)+(1$ to 4$)$ product terms can be selected.
- Data can be rounded and clipped in units of 10 or 12 bits.
- With two or more concatenated banks used, the results of an operation can be transferred to the subsequent bank register.
- Operation time: $((M+N+1) \times B+1) / \phi \mu s(M, N=$ number of product terms, $B=$ number of banks, $\phi:$ machine clock)


## (1) Register Configuration

- Product addition control status register upper digits (MCSR:H)

| Address | bit 15 | bit 14 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | bit $7 \ldots \ldots \ldots \ldots$ bit 0 | Initial value <br> - XXXXXXX в |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000081H | - | WEY | WENY | WENX | N1 | N0 | M1 | M0 | (MCSR:L) |  |
|  | - | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |  |

- Product addition control status register lower digits (MCSR:L)

| Address | ............ | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & \text { XXX0XXX0 в } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000080 ${ }_{\text {H }}$ | (MCSR:H) | RND | CLP | DIV | BF | BNK1 | BNKO | TRG | MAE |  |
|  |  | R/W | R/W | R/W | R | R/W | R/W | W | R/W |  |

- Product addition control register upper digits (MCCR:H)

| Address | bit 15 | bit 1 | bit 13 | bit 12 | bit 11 | bit 10 | bit 9 | bit 8 | ..... | Initial value -----00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000083н | - | - | - | - | - | - | RESV | RESV | (MCCR:L) |  |
|  |  |  |  | - | - | - | R/W | R/W |  |  |

- Product addition control register lower digits (MCCR:L)

| Address | bit 15 | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & 00000000 \mathrm{~B} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000082н | (MCCR:H) | OVF | CNTD | CNTC | CNTB | CDRD | CDRC | CDRB | CDRA |  |
|  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |

- Product addition output register (MDORL, M, H)

Address bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 MDORH : 000088

| S | S | S | S | S | D 34 | D 33 | D 32 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R |

Initial value
XXXXXXXX

MDORM : 000086н | D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | D19 | D18 | D17 | D 16 | XXXXXXXX |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R/W: Readable and writable
R : Read only
W: Write only
$\bar{x}$ : Unused
X : Indeterminate
RESV : Reserved bit

## MB90246A Series

(2) Block Diagram


[^6]
## MB90246A Series

## 14. Low-power Consumption (Stand-by) Mode

The F²MC-16F has the following CPU operating mode configured by selection of an clock operation control.

## - Stand-by mode

The hardware stand-by mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit, and stopping oscillation clock (stop mode, hardware standby mode).
Gear function contributes to the low-power dissipation by providing options of divide-by-2, 4, or 16 external clock frequencies, whichiare usually derived from non-divided frequencies.
(1) Register Configuration

- Standby control register (STBYC)

| Address |  | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | $\begin{aligned} & \text { Initial value } \\ & 0001 \text { ХХХХв } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000A0н | (Vacancy) | STP | SLP | SPL | RST | OSC1 | OSC0 | CLK1 | CLK0 |  |
|  |  | W | W | R/W | R/W | R/W | R/W | R/W | R/W |  |

R/W : Readable and writable
W : Write only
X : Indeterminate

## MB90246A Series

## (2) Block Diagram



## MB90246A Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $\left(\mathrm{AV} \mathrm{Vss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | Vss-0.3 | Vss +7.0 | V |  |
|  | AVcc | Vss-0.3 | Vss +7.0 | V | *1 |
|  | AVRH, AVRL | Vss-0.3 | Vss +7.0 | V | *1 |
|  | DVRH, DVRL | Vss-0.3 | Vss +7.0 | V | *1 |
| Input voltage | V | Vss-0.3 | Vcc +0.3 | V | *2 |
| Output voltage | Vo | Vss-0.3 | $\mathrm{Vcc}+0.3$ | V | *2 |
| "L" level maximum output current | lot | - | 10 | mA | *3 |
| "L" level average output current | lolav | - | 4 | mA | *4 |
| "L" level total average output current | Elolav | - | 50 | mA | *5 |
| "H" level maximum output current | Іон | - | -10 | mA | *3 |
| " H " level average output current | Iohav | - | -4 | mA | *4 |
| "H" level total average output current | Llohav | - | -48 | mA | *5 |
| Power consumption | PD | - | 600 | mW |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -30 | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: AVcc, AVRH, AVRL, DVRH and DVRL shall never exceed Vcc.
DVRL shall never exceed DVRH. AVRL shall never exceed AVRH.
${ }^{*} 2$ : $V_{I}$ and $V_{o}$ shall never exceed $V_{c c}+0.3 \mathrm{~V}$.
*3: The maximum output current is a peak value for a corresponding pin.
*4: Average output current is an average current value observed for a 100 ms period for a corresponding pin.
*5: Total average current is an average current value observed for a 100 ms period for all corresponding pins.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB90246A Series

## 2. Recommended Operating Conditions

$$
\left(\mathrm{A} \mathrm{~V}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)
$$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :--- | :---: | :---: | :---: | :--- |
|  |  | Max. |  |  | Normal operation |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | 4.5 | 5.5 | V |  |
|  | $\mathrm{~V}_{\mathrm{CC}}$ | 2.0 | 5.5 | V | Retains RAM data at the time of <br> operation stop |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -30 | +70 | ${ }^{\circ} \mathrm{C}$ | External bus mode |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB90246A Series

## 3. DC Characteristics

$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| $\left\lvert\, \begin{aligned} & \text { "H" level } \\ & \text { input } \\ & \text { voltage } \end{aligned}\right.$ | $\mathrm{V}_{\mathrm{H}}$ | CMOS input pin | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | $\mathrm{V}_{1}{ }^{2}$ | TTL input pin | V cc $=5.0 \mathrm{~V} \pm 10 \%$ | 2.2 | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | $\mathrm{V}_{\mathrm{H} 1 \mathrm{~S}}$ | Hysteresis input pin | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vінм | MD0 to MD2 |  | V $\mathrm{cc}-0.3$ | - | $\mathrm{V} c \mathrm{c}+0.3$ | V |  |
| "L" level input voltage | VIL1 | CMOS input pin |  | Vcc-0.3 | - | 0.3 Vcc | V |  |
|  | VIL2 | TTL input pin | V cc $=5.0 \mathrm{~V} \pm 10 \%$ | Vcc-0.3 | - | 0.8 | V |  |
|  | VLITS | Hysteresis input pin | - | Vcc-0.3 | - | 0.2 Vcc | V |  |
|  | VILm | MD0 to MD2 |  | V $\mathrm{cc}-0.3$ | - | $\mathrm{Vcc}+0.3$ | V |  |
| "H" level output voltage | Vон | All ports other than P60 to P67 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & \mathrm{loH}=-4.0 \mathrm{~mA} \end{aligned}$ | Vcc-0.5 | - | - | V |  |
| "L" level output voltage | Vol | All output pins | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \\ & \mathrm{loL}=4.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
| Open-drain output leakage current | lıeak | P60 to P67 | - | - | 0.1 | 10 | $\mu \mathrm{A}$ |  |
| "H" levelinputcurrent | ${ }_{1+1}$ | CMOS input pins other than RST | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=0.7 \mathrm{Vcc} \end{aligned}$ | - | - | -10 | $\mu \mathrm{A}$ |  |
|  | ІНг | TTL input pin | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=2.2 \mathrm{~V} \mathrm{CC} \end{aligned}$ | - | - | -10 | $\mu \mathrm{A}$ |  |
|  | Інз | Hysteresis input pin | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=0.8 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | - | - | -10 | $\mu \mathrm{A}$ |  |
| "L" level input current | IL1 | CMOS input pins other than RST | $\begin{aligned} & V_{c c}=5.5 \mathrm{~V} \\ & V_{I L}=0.3 \mathrm{Vcc} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
|  | IL2 | TTL input pin | $\begin{aligned} & V_{c \mathrm{c}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{LL}}=0.8 \mathrm{~V} \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
|  | ILз | Hysteresis input pin | $\begin{aligned} & V_{c c}=5.5 \mathrm{~V} \\ & V_{L L}=0.2 \mathrm{~V} c \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
| Pull-up resistance | R | $\overline{\mathrm{RST}}$ | - | 22 | - | 110 | k $\Omega$ |  |

(Continued)

## MB90246A Series

(Continued)

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current | Icc | Voc | Internal operation at 16 MHz V cc $=5.0 \mathrm{~V} \pm 10 \%$ Normal operation | - | 80 | 100 | mA |  |
|  | Iccs | - | Internal operation at 16 MHz $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 10 \%$ In sleep mode | - | 30 | 50 | mA |  |
|  | Icch | - | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> $\mathrm{Vcc}=4.5 \mathrm{~V}$ to 5.5 V In stop mode and hardware standby mode | - | 0.1 | 10 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than $A V_{c c}$, AVss, $\mathrm{V}_{\mathrm{cc}}, \mathrm{V}_{\mathrm{ss}}$ | - | - | 10 | - | pF |  |

## MB90246A Series

## 4. AC Characteristics

(1) Reset, Hardware Standby Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Reset input time | trstL | $\overline{\text { RST }}$ | - | 5 tcyc* | - | ns |  |
| Hardware standby input time | thstL | HST |  | 5 tcyc* | - | ns |  |

*: For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."
Note: Upon hardware standby input, divide-by-32 is selected as the machine cycle.


- Measurement conditions for AC ratings

$C_{L}$ is a load capacitance connected to a pin under test.
Capacitors of $\mathrm{C}_{\llcorner }=30 \mathrm{pF}$ should be connected to CLK pin, while Cı of 80 pF is connected to address bus (A23 to A00) and data bus (D15 to D00), $\overline{\text { RD }}, \overline{\mathrm{WRH}}$ and $\overline{\mathrm{WRL}}$ pins.


## MB90246A Series

## (2) Specification for Power-on Reset

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | Vcc | - | - | 30 | ms | * |
| Power supply cut-off time | tofF | Vcc |  | 1 | - | ms | Due to repeated operations |

* : Vcc must be kept lower than 0.2 V before power-on.

Notes: - The above ratings are values for causing a power-on reset.

- When HST is set to "L", apply power according to this table to cause a power-on reset irrespective of whether or not a power-on reset is required.
- For built-in resources in the device, re-apply power to the resources to cause a power-on reset.



## MB90246A Series

## (3) Clock Timings

- Operation at $5.0 \mathrm{~V} \pm 10 \%$
$\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | 16 | - | 32 | MHz |  |
| Clock cycle time | tc | X0, X1 |  | 1/Fc | - | - | ns |  |
| Input clock pulse width | $\begin{aligned} & \mathrm{P}_{\text {wh }}, \\ & \mathrm{P}_{\mathrm{wL}} \end{aligned}$ | X0 | - | 10 | - | - | ns | Recommended duty ratio of $30 \%$ to $70 \%$ |
| Input clock rising/ falling time | $\begin{aligned} & \text { tcR, } \\ & \text { tco } \end{aligned}$ | X0 | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | - | - | 11 | ns | Maximum value $=\mathrm{tcR}+\mathrm{tcF}$ |

- Clock timings

- Relationship between clock frequency and power supply voltage



## MB90246A Series

## (4) Clock Output Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time (machine cycle) | toyc | CLK | - | 2 tc* | $321 \mathrm{c}^{* 1 \times 2}$ | ns |  |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcı | CLK | V cc $=5.0 \mathrm{~V} \pm 10 \%$ | 1 tcrc/2-20 | 1 tovc/2 + 20 | ns |  |

*1: For tc (clock cycle time), refer to "(3) Clock Timings."
*2: This case is applied when the lowest speed ( $1 / 16$ ) is selected by the clock gear function with the clock frequency ( Fc ) set at 16 MHz .


## MB90246A Series

## (3) Bus Read Timing

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| $\begin{array}{\|l} \hline \frac{E f f e c t i v e ~ a d d r e s s ~}{} \rightarrow \\ \overline{R D} \downarrow \text { time } \end{array}$ | tavRL | A00 to A23 | $\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%$ | 1 tcrc*/2-20 | - | ns |  |
| Effective address $\rightarrow$ effective data input | tavdv | D15 to D00 |  | - | $\begin{aligned} & (\mathrm{N}+1.5) \times \\ & 1 \mathrm{tcrc}^{*}-40 \end{aligned}$ | ns |  |
| $\overline{\mathrm{RD}}$ pulse width | trlRH | $\overline{\mathrm{RD}}$ | - | $\begin{gathered} (\mathrm{N}+1) \times \\ 1 \mathrm{ttrcc}^{*}-25 \end{gathered}$ | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ effective data input | trlov | D15 to D00 | V cc $=5.0 \mathrm{~V} \pm 10 \%$ | - | $\begin{gathered} (\mathrm{N}+1) \times \\ 1 \mathrm{tcrcc}^{*}-30 \end{gathered}$ | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trhox | D15 to D00 |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address effective time | trhax | A00 to A23 |  | 1 tcre*/2-20 | - | ns |  |
| Effective address $\rightarrow$ CLK $\uparrow$ time | tavch | CLK, <br> A00 to A23 |  | 1 tcrc*/2-25 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trlcl | $\overline{\mathrm{RD}}$, CLK |  | 1 tcrc*/2-25 | - | ns |  |

N : Stands for the number of wait cycles. With no wait, N is set at " 0 ". (The number of wait cycles depends on an automatic wait and external RDY.)

* : For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."



## MB90246A Series

## (4) Bus Write Timing

$\left(\mathrm{A} \mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V} \mathrm{Ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Effective address $\rightarrow$ $\overline{\text { WRL }}, \overline{\mathrm{WRH}} \downarrow$ time | tavwL | A00 to A23 | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | $\begin{aligned} & 1 \text { tcrc*/ } \\ & 2-20 \end{aligned}$ | - | ns |  |
| WRL, WRH pulse width | twLwh | WRL, WRH |  | $\begin{gathered} (\mathrm{N}+1) \times \\ 1 \text { tcyc.** }-25 \end{gathered}$ | - | ns |  |
| $\text { Write data } \rightarrow \overline{\text { WRL, }}$ <br> $\overline{\text { WRH }} \uparrow$ time | tovw | D15 to D00 |  | $\begin{gathered} (\mathrm{N}+1) \times \\ 1 \text { tcrc* }^{*}-40 \end{gathered}$ | - | ns |  |
| $\overline{\text { WRL, }}$ WRH $\uparrow \rightarrow$ data hold time | twhox | D15 to D00 | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | $\begin{aligned} & 1 \text { tcrc*/ } \\ & 2-20 \end{aligned}$ | - | ns |  |
| $\overline{\text { WRL }}, \overline{\text { WRH }} \uparrow \rightarrow$ address effective time | twhax | A00 to A23 |  | $\begin{aligned} & 1 \text { tcrc*// } \\ & 2-20 \end{aligned}$ | - | ns |  |
| $\overline{\text { WRL, }} \overline{\text { WRH }} \downarrow \rightarrow$ CLK $\downarrow$ time | twıcL | $\overline{\text { WRL, CLK }}$ |  | $\begin{aligned} & 1 \mathrm{tcrc}^{* /} \\ & 2-25 \end{aligned}$ | - | ns |  |

N : Stands for the number of wait cycles. With no wait, N is set at " 0 ". (The number of wait cycles depends on an automatic wait and external RDY.)

* : For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."



## MB90246A Series

## (5) Ready Input Timing

- CLK signal standards
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} / \overline{\mathrm{WRL}} \downarrow \rightarrow$ RDY $\downarrow$ time | trycs | $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} /$ WRL, RDY |  | 0 | $\begin{gathered} \mathrm{N} \times 1 \text { tcrc* }^{*} \\ +15 \end{gathered}$ | ns |  |
| RDY setup time (in diallocating) | trhov | RDY | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | 30 | - | ns |  |
| RDY hold time | trYнH | RDY | - | 0 | - | ns |  |

N : Stands for the number of wait cycles. With no wait, N is set at " 0 ". (The number of wait cycles depends on an automatic wait and external RDY.)

* : For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.


## MB90246A Series

## - $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} / \overline{\mathrm{WRL}}$ signal standards

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} / \overline{\mathrm{WRL}} \downarrow \rightarrow$ RDY $\downarrow$ time | try ${ }^{\text {S }}$ | $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} /$ WRL, RDY | - | 0 | $\begin{gathered} \mathrm{N} \times 1 \mathrm{tcrc}{ }^{\star 3} \\ +15^{* 1} \end{gathered}$ | ns |  |
| RDY pulse width | teypw | RDY | $\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%$ | $\begin{gathered} 1 / 2 \text { tcyc* } \\ +20 \end{gathered}$ | $\underset{\text { tcrč }^{* 2, * 3}}{(\mathrm{~m}+1) \times 1}$ | ns |  |
| $\mathrm{RDY} \uparrow \rightarrow \overline{\mathrm{RD}} \uparrow$ | trhov | $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} /$ WRL, RDY | - | $\begin{gathered} 1 \mathrm{tcrc*}^{* 3} \\ -15 \end{gathered}$ | $\begin{gathered} 2 \text { tcrc* }{ }^{\star 3} \\ -25 \end{gathered}$ | ns |  |

N : Stands for the number of wait cycles. With no wait, N is set at " 0 ". (The number of wait cycles depends on an automatic wait and external RDY.)
m : Stands for the number of RDY wait cycles. With no wait, m is set at " 0 ".
*1: Use the automatic ready function when the setup time is not sufficient.
*2: If the pulse width has exceeded the maximum value, the wait period may be extended beyond the specified number of cycles by one cycle.
*3: For tcrc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

## - Ready input timing ( $\overline{\mathrm{RD}} / \overline{\mathrm{WRH}} / \overline{\mathrm{WRL}}$ signal standards)



## MB90246A Series

## (8) Hold Timing

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} s \mathrm{~V}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Pins in floating status $\rightarrow$ HAK $\downarrow$ time | txhaL | HAK | $\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%$ | 30 | 1 tcyc* | ns |  |
| $\overline{\text { HAK }} \uparrow \rightarrow$ pin valid time | thatv | $\overline{\text { HAK }}$ | - | 1 tcrc* | 2 tcyc* | ns |  |

* : For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Note: More than 1 machine cycle is needed before $\overline{\text { HAK }}$ changes after HRQ pin is fetched.

(9) UART Timing
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK0 | - | 8 tcrc* | - | ns | Internal shift clock mode $\mathrm{CL}=80 \mathrm{pF}$ for an output pin |
| $\begin{aligned} & \text { SCK } \downarrow \rightarrow \text { SOD delay } \\ & \text { time } \end{aligned}$ | tsıov | $\begin{aligned} & \text { SCKO, } \\ & \text { SODO } \end{aligned}$ | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | -80 | 80 | ns |  |
| Valid SID $\rightarrow$ SCK $\uparrow$ | tivs | $\begin{aligned} & \text { SCKO, } \\ & \text { SID0 } \end{aligned}$ |  | 100 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SID hold time | tshix | $\begin{aligned} & \text { SCKO, } \\ & \text { SID0 } \end{aligned}$ |  | 60 | - | ns |  |
| Serial clock "H" pulse width | tsHsL | SCK0 | - | 4 tcyc* | - | ns | External shift clock mode $\mathrm{C}_{\mathrm{L}}=80 \mathrm{pF}$ for an output pin |
| Serial clock "L" pulse width | tsısh | SCK0 |  | 4 tcyc* | - | ns |  |
| SCK $\downarrow \rightarrow$ SOD delay time | tsıov | $\begin{aligned} & \text { SCKO, } \\ & \text { SIDO } \end{aligned}$ | $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | - | 150 | ns |  |
| Valid SID $\rightarrow$ SCK $\uparrow$ | tivs | - |  | 60 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SID hold time | tshix | $\begin{aligned} & \text { SCKO, } \\ & \text { SID0 } \end{aligned}$ |  | 60 | - | ns |  |

*: For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."
Notes: - These are AC ratings in the CLK synchronous mode.

- $\mathrm{C}_{\mathrm{L}}$ is the load capacitor value connected to pins while testing.


## MB90246A Series

- Internal shift clock mode

- External shift clock mode



## MB90246A Series

(10) Timer Input Timing
$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. |  |  |  |
| Input pulse width | ttiwh, <br> triwL | ASR0, ASR1, <br> TINO to TIN2 | - | 4 tcrc* | - | ns |  |

* : For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

(11) Timer Output Timing
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} s \mathrm{~V}=\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| CLK $\uparrow \rightarrow$ TOT transition time | tтo | TOT0 to TOT2, PWM0 to PWM3 | $\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V} \pm 10 \%$ | - | 40 | ns |  |



## MB90246A Series

(12) I/O Simple Serial Timing
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK1, SCK2 | - | 2 tcyc* | - | ns | Internal shift clock mode $\mathrm{CL}=80 \mathrm{pF}$ for an output pin |
| SCK $\downarrow \rightarrow$ SOD delay time | tsıov | SCK1, SOD1, SCK2, SOD2, |  | - | $1 \mathrm{tcvc}^{\star} / 2$ | ns |  |
| Valid SID $\rightarrow$ SCK $\uparrow$ | tivsh | SCK1, SID1, SCK2, SID2, |  | 1 tcvc* | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SID hold time | tshix | SCK1, SID1, SCK2, SID2, |  | 1 tcyc* | - | ns |  |

* : For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Note: $C_{L}$ is the load capacitor value connected to pins while testing.

- Internal shift clock mode



## MB90246A Series

## (13) Trigger input timing

$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Max. |  |  |  |
| Input pulse width | tTRGH, <br> tTRGL | ATG, <br> INTO to INT3 | - | 5 tcrc* | - | ns |  |

*: For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."


## MB90246A Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Resolution | - | - |  | - | 8,10 | 10 | bit |
| Total error | - | - |  | - | - | $\pm 3.0$ | LSB |
| Linearity error | - | - |  | - | - | $\pm 2.0$ | LSB |
| Differential linearity error | - | - | - | - | - | $\pm 1.9$ | LSB |
| Zero transition voltage | Vот | AN0 to AN7 |  | $\begin{array}{\|c\|} \hline \text { AVRL } \\ -1.0 \mathrm{LSB} \end{array}$ | $\begin{gathered} \text { AVRL } \\ +1.0 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \text { AVRL } \\ +3.0 \mathrm{LSB} \end{gathered}$ | mV |
| Full-scale transition voltage | $V_{\text {FST }}$ | AN0 to AN7 |  | $\begin{array}{\|c\|} \hline \text { AVRH } \\ -4.0 \mathrm{LSB} \end{array}$ | $\begin{array}{\|c\|} \hline \text { AVRH } \\ -1.0 \mathrm{LSB} \end{array}$ | $\begin{gathered} \text { AVRH } \\ +1.0 \mathrm{LSB} \end{gathered}$ | mV |
| Conversion time*1 | - | - | Use the A/D data register for setup. $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$ | 1.25 | - | - | $\mu \mathrm{s}$ |
| Sampling period | - | - |  | 560 | - | - | ns |
| Conversion period a | - | - |  | 125 | - | - | ns |
| Conversion period b | - | - |  | 125 | - | - | ns |
| Conversion period c | - | - |  | 250 | - | - | ns |
| Analog port input current | Iain | AN0 to AN7 | - | - | 0.1 | 3 | $\mu \mathrm{A}$ |
| Analog input voltage | $V_{\text {AIN }}$ | AN0 to AN7 |  | AVRL | - | AVRH | V |
| Reference voltage | - | AVRH | AVRH - AVRL $\geqq 2.7$ | $\begin{gathered} \text { AVRL } \\ +2.7 \end{gathered}$ | - | AVcc | V |
|  | - | AVRL |  | 0 | - | $\begin{gathered} \text { AVRH } \\ -2.7 \end{gathered}$ | V |
| Power supply current | IA | AVcc | - | - | 15 | 20 | mA |
|  | IAs ${ }^{* 2}$ | AVcc | Supply current when the CPU stops $(\mathrm{AV} \mathrm{cc}=5.5 \mathrm{~V})$ | - | - | 5 | $\mu \mathrm{A}$ |
| Reference voltage supply current | IR | AVRH | - | - | 0.7 | 2 | $\mu \mathrm{A}$ |
|  | Iss*2 | AVRH | Supply current when the CPU stops $(\mathrm{AVcc}=5.5 \mathrm{~V})$ | - | - | 5 | $\mu \mathrm{A}$ |
| Offset between channels | - | AN0 to AN7 | - | - | - | 4 | LSB |

*1: Glossary for conversion time

*2: IAS and IRS signify currents when the A/D converter does not operate and when the CPU is out of service, respectively.

## MB90246A Series

## 6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter
With 10 bits supported, an analog voltage can be divided into $2^{10}$ parts.
Linearity error: The deviation of the straight line connecting the zero transition point ("00 00000000 " $\leftrightarrow$ "00 00000001 ") with the full-scale transition point ("11 1111 1110" $\leftrightarrow " 1111111111$ ") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error, linearity error, differential linearity error and error caused by noise.


## MB90246A Series

## 7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of $300 \Omega$ or lower are recommended.
When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.
When the output impedance of the external circuit is too high, the sampling time for analog voltages may not be sufficient (sampling time $=0.56 \mu \mathrm{~s}$ @machine clock of 16 MHz ).

- Block diagram of analog input circuit model


Note: Listed values must be considered as standards.

## - Error

The smaller the | AVRH - AVRL |, the greater the error would become relatively.

## 8. 8-bit D/A Converter Electrical Characteristics

$\left(\mathrm{AV} \mathrm{Cc}=\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-30^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Resolution | - | - | - | - | 8 | 8 | bit |
| Differential linearity error | - | - |  | - | - | $\pm 0.9$ | LSB |
| Absolute accuracy | - | - | $\begin{aligned} & \mathrm{Vcc}=\mathrm{DVRH}=5.0 \mathrm{~V}, \\ & \mathrm{DVRL}=0.0 \mathrm{~V} \end{aligned}$ | - | - | 1.2 | \% |
| Conversion time | - | - | Load capacitance: 20 pF | - | 10 | 20 | $\mu \mathrm{s}$ |
| Analog power supply voltage | - | DVRH |  | Vss +2.0 | - | Vcc | V |
|  | - | DVRL | DVRH - DVRL $\geqq 2.0 \mathrm{~V}$ | Vss | - | V $\mathrm{cc}-2.0$ | V |
| Reference voltage supply current | ID | DVRH | During conversion | - | 1.0 | 1.5 | mA |
|  | IDH | DVRH | When the CPU is stopped | - | - | 10 | $\mu \mathrm{A}$ |
| Analog output impedance | - | - | - | - | 28 | - | k $\Omega$ |

## MB90246A Series

## EXAMPLE CHARACTERISTICS

## (1) "H" Level Output Voltage


(3) Power Supply Current


## INSTRUCTIONS (421 INSTRUCTIONS)

Table 1 Description of Items in Instruction List

| Item | Description |
| :---: | :--- |
| Mnemonic | English upper case and symbol: Described directly in assembler code. <br> English lower case: Converted in assembler code. <br> Number of letters after English lower case: Describes bit width in code. |
| \# | Describes number of bytes. |
| $\sim$ | Describes number of cycles. <br> For other letters in other items, refer to table 4. |
| B | Describes correction value for calculating number of actual states. <br> Number of actual states is calculated by adding value in the $\sim$ section. |
| Operation | Describes operation of instructions. |
| LH | Describes a special operation to 15 bits to 08 bits of the accumulator. <br> Z: Transfer 0. <br> X: Sign-extend and transfer. |
| - : No transmission |  |

Table 2 Description of Symbols in Instruction Table

| Item | Description |
| :---: | :---: |
| A | 32-bit accumlator <br> The bit length is dependent on the instructions to be used. <br> Byte : Lower 8-bit of AL <br> Word :16-bit of AL <br> Long : AL: 32-bit of AH |
| AH | Upper 16-bit of A |
| AL | Lower 16-bit of A |
| SP | Stack pointer (USP or SSP) |
| PC | Program counter |
| SPCU | Stack pointer upper limited register |
| SPCL | Stack pointer lower limited register |
| PCB | Program bank register |
| DTB | Data bank register |
| ADB | Additional data bank register |
| SSB | System stack bank register |
| USB | User stack bank register |
| SPB | Current stack bank register (SSB or USB) |
| DPR | Direct page register |
| brg1 | DTB, ADB, SSB, USB, DPR, PCB |
| brg2 | DTB, ADB, SSB, USB, DPR |
| Ri | R0, R1, R2, R3, R4, R5, R6, R7 |
| RWi | RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7 |
| RWj | RW0, RW1, RW2, RW3 |
| RLi | RLO, RL1, RL2, RL3 |
| dir addr16 addr24 ad24 0 to 15 ad24 16 to 23 | Specify shortened direct address. Specify direct address. Specify physical direct address. bit0 to bit15 of addr24 bit16 to bit 23 of addr24 |
| io | I/O area (000000H to 0000FFH) |
| $\begin{gathered} \text { \#mm4 } \\ \text { \#imm8 } \\ \text { \#imm16 } \\ \text { \#imm32 } \\ \text { ext (imm8) } \end{gathered}$ | 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data calculated by sign-extending an 8 -bit immediate data |
| $\begin{gathered} \text { disp8 } \\ \text { disp16 } \end{gathered}$ | 8 -bit displacement 16-bit displacement |
| bp | Bit offset value |
| $\begin{aligned} & \text { vct4 } \\ & \text { vct8 } \end{aligned}$ | Vector number (0 to 15) Vector number (0 to 255) |

(Continued)

## MB90246A Series

(Continued)

| Item | Description |
| :---: | :--- |
| ( )b | Bit address |
| rel | Specify PC relative branch. |
| ear | Specify effective address (code 00 to 07). |
| eam | Specify effective address (code 08 to 1F). |
| rlst | Register allocation |

Table 3 Effective Address Field


Note: Number of bytes for address extension corresponds to " + " in the \# (number of bytes) part in the instruction table.

## MB90246A Series

Table 4 Number of Execution Cycles in Addressing Modes

| Code | Operand | (a)* |
| :---: | :---: | :---: |
|  |  | Number of execution cycles for addressing modes |
| 00 to 07 | $\begin{gathered} \mathrm{Ri} \\ \mathrm{RWi} \\ \mathrm{RLi} \end{gathered}$ | Listed in instruction table |
| 08 to 0B | @RWj | 1 |
| 0 C to 0F | @RWj + | 4 |
| 10 to 17 | @RWi + disp8 | 1 |
| 18 to 1B | @RWj + disp16 | 1 |
| $\begin{aligned} & 1 \mathrm{C} \\ & 1 \mathrm{D} \\ & 1 \mathrm{E} \\ & 1 \mathrm{~F} \\ & \hline \end{aligned}$ | @RW0 + RW7 @RW1 + RW7 <br> @PC + disp16 addr16 | 2 2 2 1 |

Note: (a) is used for ~ (number of cycles) and B (correction value) in instruction table.
Table 5 Correction Value for Number of Cycles for Calculating Actual Number of Cycles

| Operand | $\mathbf{( b )}$ | $\mathbf{( c )}^{\star}$ | $\mathbf{( d )}^{\star}$ |
| :--- | :---: | :---: | :---: |
|  | $\mathbf{b y t e}$ | word | long |
| Internal register | +0 | +0 | +0 |
| Internal RAM even address | +0 | +0 | +0 |
| Internal RAM odd address | +0 | +1 | +2 |
| Other than internal RAM even address | +1 | +1 | +2 |
| Other than internal RAM odd address | +1 | +3 | +6 |
| External data bus 8-bit | +1 | +3 | +6 |

Notes: • (b), (c), (d) is used for ~ (number of cycles) and B (correction value) in instruction table.

## MB90246A Series

Table 6 Transmission Instruction (Byte) [50 Instructions]

| Mnemonic | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV A, dir | 2 | 2 | (b) | byte (A) $\leftarrow$ (dir) | Z | * | - | - | - | * | * | - | - | - |
| MOV A, addr16 | 3 | 2 | (b) | byte $(A) \leftarrow$ (addr16) | Z |  | - | - | - | * | * | - | - | - |
| MOV A, Ri | 1 | 1 | 0 | byte $(A) \leftarrow(R i)$ | Z | * | - | - | - | * | * | - | - | - |
| MOV A, ear | 2 | 1 | 0 | byte $(A) \leftarrow$ (ear) | Z | * | - | - | - | * | * | - | - | - |
| MOV A, eam | $2+$ | $2+(\mathrm{a})$ | (b) | byte $(A) \leftarrow$ (eam) | Z |  | - | - | - | * | * | - | - | - |
| MOV A, io | 2 | 2 | (b) | byte $(A) \leftarrow$ (io) | Z | * | - | - | - | * | * | - | - | - |
| MOV A, \#imm8 | 2 | 2 | 0 | byte $(A) \leftarrow$ imm8 | Z |  | - | - | - | * |  | - | - | - |
| MOV A, @A | 2 | 2 | (b) | byte $(A) \leftarrow((A))$ | Z | - | - | - | - | * | * | - | - | - |
| MOV A, @RLi + disp8 | 3 | 6 | (b) | byte $(A) \leftarrow(($ RLi $)+$ disp8) | Z | * | - | - | - | * | * | - | - | - |
| MOV A, @SP + disp8 | 3 | 3 | (b) | byte $(\mathrm{A}) \leftarrow((\mathrm{SP})+$ disp8) | Z |  | - | - | - | * |  | - | - | - |
| MOVP A, addr24 | 5 | 3 | (b) | byte $(A) \leftarrow$ (addr24) | Z |  | - | - | - | * | * | - | - | - |
| MOVP A, @A | 2 | 2 | (b) | byte $(A) \leftarrow((A))$ | Z | - | - | - | - | * | * | - | - | - |
| MOVN A, \#imm4 | 1 | 1 | 0 | byte $(A) \leftarrow$ imm4 | Z |  | - | - | - | R |  | - | - | - |
| MOVX A, dir | 2 | 2 | (b) | byte $($ A $) \leftarrow$ (dir) | X | * | - | - | - | * | * | - | - | - |
| MOVX A, addr16 | 3 | 2 | (b) | byte $($ A $) \leftarrow$ (addr16) | X |  | - | - | - | * |  | - | - | - |
| MOVX A, Ri | 2 | 1 | 0 | byte $(A) \leftarrow($ Ri) | X | * | - | - | - | * |  | - | - | - |
| MOVX A, ear | 2 | 1 | 0 | byte $(\mathrm{A}) \leftarrow$ (ear) | X | * | - | - | - | * |  | - | - | - |
| MOVX A, eam | $2+$ | $2+(\mathrm{a})$ | (b) | byte $($ A $) \leftarrow($ eam $)$ | X | * | - | - | - | * |  | - | - | - |
| MOVX A, io | 2 | 2 | (b) | byte (A) $\leftarrow$ (io) | X |  | - | - | - | * |  | - | - | - |
| MOVX A, \#imm8 | 2 | 2 | 0 | byte $(A) \leftarrow$ imm8 | X | * | - | - | - | * |  | - | - | - |
| MOVX A, @A | 2 | 2 | (b) | byte $(A) \leftarrow((A))$ | X | - | - | - | - | * |  | - | - | - |
| MOVX A, @RWi+disp8 | 2 | 3 | (b) | byte $(\mathrm{A}) \leftarrow((\mathrm{RWi})+$ disp8) | X | * | - | - | - | * | * | - | - | - |
| MOVX A, @RLi + disp8 | 3 | 6 | (b) | byte $(\mathrm{A}) \leftarrow((\mathrm{RLi})+$ disp8) | X | * | - | - | - | * |  | - | - | - |
| MOVX A, @SP + disp8 | 3 | 3 | (b) | byte (A) $\leftarrow((\mathrm{SP})+$ disp8) | X |  | - | - | - | * |  | - | - | - |
| MOVPX A, addr24 | 5 | 3 | (b) | byte $(A) \leftarrow($ addr24) | X | * | - | - | - | * | * | - | - | - |
| MOVPX A, @A | 2 | 2 | (b) | byte $(A) \leftarrow((A))$ | X | - | - | - | - | * | * | - | - | - |
| MOV dir, A | 2 | 2 | (b) | byte ( dir) $\leftarrow(A)$ | - | - | - | - | - | * | , | - | - | - |
| MOV addr16, A | 3 | 2 | (b) | byte (addr16) $\leftarrow(A)$ | - | - | - | - | - | * |  | - | - | - |
| MOV Ri, A | 1 | 1 | 0 | byte (Ri) $\leftarrow(A)$ | - | - | - | - | - | * |  | - | - | - |
| MOV ear, A | 2 | 2 | 0 | byte (ear) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOV eam, A | $2+$ | $2+(\mathrm{a})$ | (b) | byte (eam) $\leftarrow(A)$ | - | - | - | - | - | * |  | - | - | - |
| MOV io, A | 2 | 2 | (b) | byte (io) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * |  | - | - | - |
| MOV @RLi + disp8, A | 3 | 6 | (b) | byte $((\mathrm{RLi})+$ disp8 $) \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOV @SP + disp8, A | 3 | 3 | (b) | byte $((\mathrm{SP})+$ disp8 $) \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOVP addr24, A | 5 | 3 | (b) | byte (addr24) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOV Ri, ear | 2 | 2 | 0 | byte (Ri) $\leftarrow$ (ear) | - | - | - | - | - | * | * | - | - | - |
| MOV Ri, eam | $2+$ | $3+(\mathrm{a})$ | (b) | byte $($ Ri) $\leftarrow($ eam $)$ | - | - | - | - | - | * |  | - | - | - |
| MOVP @A, Ri | 2 | 3 | (b) | byte $((\mathrm{A})) \leftarrow(\mathrm{Ri})$ | - | - | - | - | - | * | * | - | - | - |
| MOV ear, Ri | 2 | 3 | 0 | byte (ear) $\leftarrow$ (Ri) | - | - | - | - | - | * |  | - | - | - |
| MOV eam, Ri | $2+$ | $3+(\mathrm{a})$ | (b) | byte (eam) $\leftarrow(\mathrm{Ri})$ | - | - | - | - | - | * | , | - | - | - |
| MOV Ri, \#imm8 | 2 | 2 | 0 | byte $(\mathrm{Ri}) \leftarrow$ imm8 | - | - | - | - | - | * | * | - | - | - |
| MOV io, \#imm8 | 3 | 3 | (b) | byte (io) $\leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV dir, \#imm8 | 3 | 3 | (b) | byte (dir) $\leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV ear, \#imm8 | 3 | 2 | 0 | byte (ear) $\leftarrow$ imm8 | - | - | - | - | - | * | * | - | - | - |
| MOV eam, \#imm8 | $3+$ | $2+(\mathrm{a})$ | (b) | byte $($ eam $) \leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV @AL, AH | 2 | 2 | (b) | byte $((\mathrm{A})) \leftarrow(\mathrm{AH})$ | - | - | - | - | - | * | * | - | - | - |
| XCH A, ear | 2 | 3 | 0 | byte (A) $\leftrightarrow$ (ear) | Z | - | - | - | - | - | - | - | - | - |
| XCH A, eam | $2+$ | $3+(a)$ | $2 \times$ (b) | byte (A) $\leftrightarrow$ (eam) | Z | - | - | - | - | - | - | - | - | - |
| XCH Ri, ear | 2 | 4 | 0 | byte (Ri) $\leftrightarrow$ (ear) | - | - | - | - | - | - | - | - | - | - |
| XCH Ri, eam | $2+$ | $5+(\mathrm{a})$ | $2 \times$ (b) | byte (Ri) $\leftrightarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |

Note: For (a) and (b), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction

## MB90246A Series

Table 7 Transmission Instruction (Word) [40 Instructions]

| Mnemonic | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVW A, dir | 2 | 2 | (c) | word $(\mathrm{A}) \leftarrow$ (dir) | - |  | - | - | - | * | * | - | - | - |
| MOVW A, addr16 | 3 | 2 | (c) | word $(A) \leftarrow($ addr 16$)$ | - | * | - | - | - | * | * | - | - | - |
| MOVW A, SP | 1 | 2 | 0 | word $(A) \leftarrow(S P)$ | - | * | - | - | - | * | * | - | - | - |
| MOVW A, RWi | 1 | 1 | 0 | word $(A) \leftarrow(\mathrm{RWi})$ | - |  | - | - | - | * | * | - | - | - |
| MOVW A, ear | 2 | 1 | 0 | word $(A) \leftarrow$ (ear) | - | * | - | - | - | * | * | - | - | - |
| MOVW A, eam | $2+$ | $2+(a)$ | (c) | word $(A) \leftarrow($ eam $)$ | - | * | - | - | - | * | * | - | - | - |
| MOVW A, io | 2 | 2 | (c) | word $(A) \leftarrow$ (io) | - | * | - | - | - | * | * | - | - | - |
| MOVW A, @A | 2 | 2 | (c) | word $(A) \leftarrow((A))$ | - | - | - | - | - | * | * | - | - | - |
| MOVW A, \#imm16 | 3 | 2 | 0 | word $(A) \leftarrow$ imm16 | - | * | - | - | - | * | * | - | - | - |
| MOVW A, @RWi + disp8 | 2 | 3 | (c) | word $(\mathrm{A}) \leftarrow((\mathrm{RWi})$ | - | * | - | - | - | * | * | - | - | - |
| MOVW A, @RLi + disp8 | 3 | 6 | (c) | +disp8) | - |  | - | - | - | * | * | - | - | - |
| MOVW A, @SP + disp8 | 3 | 3 | (c) | word $(A) \leftarrow((R L i)+$ disp8) | - | * | - | - | - | * | * | - | - | - |
| MOVPW A, addr24 | 5 | 3 | (c) | word $(A) \leftarrow((S P)+$ disp8) | - | * | - | - | - | * | * | - | - | - |
| MOVPW A, @A | 2 | 2 | (c) | $\begin{aligned} & \text { word }(\mathrm{A}) \leftarrow(\text { addr24 }) \\ & \text { word }(\mathrm{A}) \leftarrow((\mathrm{A})) \end{aligned}$ | - | - | - | - | - | * | * | - | - | - |
| MOVW dir, A | 2 | 2 | (c) |  | - | - | - | - | - | * | * | - | - | - |
| MOVW addr16, A | 3 | 2 | (c) | word ( dir) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOVW SP, \#imm16 | 4 | 2 | 0 | word (addr16) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOVW SP, A | 1 | 2 | 0 | word (SP) $\leftarrow$ imm16 | - | - | - | - | - | * | * | - | - | - |
| MOVW RWi, A | 1 | 1 | 0 | word (SP) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOVW ear, A | 2 | 2 | 0 | word (RWi) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW eam, A | $2+$ | $2+(a)$ | (c) | word (ear) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW io, A | 2 | 2 | (c) | word (eam) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW @RWi + disp8, A | 2 | 3 | (c) | word (io) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW @RLi+disp8, A | 3 | 6 | (c) | word $((\mathrm{RWi})+$ disp8 $) \leftarrow$ | - | - | - | - | - |  | * | - | - | - |
| MOVW @SP + disp8, A | 3 | 3 | (c) |  | - | - | - | - | - | * | * | - | - | - |
| MOVPW addr24, A | 5 | 3 | (c) | word $((\mathrm{RLi})+$ disp8 $) \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOVPW @A, RWi | 2 | 3 | (c) | word $((\mathrm{SP})+$ disp8 $) \leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW RWi, ear | 2 | 2 | 0 | word (addr24) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW RWi, eam | $2+$ | $3+(a)$ | (c) | word $((A)) \leftarrow(\mathrm{RWi})$ | - | - | - | - | - | * | * | - | - | - |
| MOVW ear, RWi | 2 | 3 | 0 | word (RWi) $\leftarrow$ (ear) | - | - | - | - | - | * | * | - | - | - |
| MOVW eam, RWi | $2+$ | $3+(a)$ | (c) | word (RWi) $\leftarrow($ eam $)$ | - | - | - | - | - | * | * | - | - | - |
| MOVW RWi, \#imm16 | 3 | 2 | 0 | word (ear) $\leftarrow(\mathrm{RWi})$ | - | - | - | - | - | * | * | - | - | - |
| MOVW io, \#imm16 | 4 | 3 | (c) | word (eam) $\leftarrow(\mathrm{RWi})$ | - | - | - | - | - | - | - | - | - | - |
| MOVW ear, \#imm16 | 4 | 2 | 0 | word $(\mathrm{RWi}) \leftarrow$ imm16 | - | - | - | - | - | * | * | - | - | - |
| MOVW eam, \#imm16 | $4+$ | $2+(\mathrm{a})$ | (c) | word (io) $\leftarrow$ imm16 <br> word (ear) $\leftarrow$ imm16 | - | - | - | - | - | - | - | - | - | - |
| MOVW @AL, AH | 2 | 2 | (c) | word $($ eam $) \leftarrow$ imm16 | - | - | - | - | - | * | * | - | - | - |
| XCHW A, ear | 2 | 3 | 0 | word $((\mathrm{A})) \leftarrow(\mathrm{AH})$ | - | - | - | - | - | - | - | - | - | - |
| XCHW A, eam | $2+$ | $3+(a)$ | $2 \times$ (c) |  | - | - | - | - | - | - | - | - | - | - |
| XCHW RWi, ear | 2 | 4 | 0 | word $(A) \leftrightarrow$ (ear) | - | - | - | - | - | - | - | - | - | - |
| XCHW RWi, eam | $2+$ | $5+(a)$ | $2 \times$ (c) | word (A) $\leftrightarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |
|  |  |  |  | word (RWi) $\leftrightarrow$ (ear) <br> word (RWi) $\leftrightarrow$ (eam) |  |  |  |  |  |  |  |  |  |  |

Note: For (a) and (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

## MB90246A Series

Table 8 Transmission Instruction (Long) [11 Instructions]

| Mnemonic | \# |  | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVL A, ear | 2 | 2 | 0 | long $(A) \leftarrow$ (ear) | - | - |  | - | - |  |  | - | - | - |
| MOVL A, eam | $2+$ | $3+(\mathrm{a})$ | (d) | long $(A) \leftarrow($ eam $)$ | - | - | - | - | - | * | * | - | - | - |
| MOVL A, \#imm32 | 5 | 3 | 0 | long $(A) \leftarrow$ imm32 | - | - | - | - | - | * | * | - | - | - |
| MOVL A, @SP + disp8 | 3 | 4 | (d) | long $(\mathrm{A}) \leftarrow((\mathrm{SP})+$ disp8) | - | - | - | - | - | * | * | - | - | - |
| MOVPL A, addr24 | 5 | 4 | (d) | long $(\mathrm{A}) \leftarrow$ ( addr 24 ) | - | - | - | - | - | * | * | - | - | - |
| MOVPL A, @A | 2 | 3 | (d) | long $(A) \leftarrow((A))$ | - | - | - | - | - | * | * | - | - | - |
| MOVPL @A, RLi | 2 | 5 | (d) | long $((\mathrm{A})) \leftarrow(\mathrm{RLi})$ | - | - | - | - | - | * | * | - | - | - |
| MOVL @SP + disp8, A | 3 | 4 | (d) | long ((SP) + disp8) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * |  | - | - | - |
| MOVPL addr24, A | 5 | 4 | (d) | long (addr24) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOVL ear, A | 2 | 2 | d | long (ear) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |
| MOVL eam, A | $2+$ | $3+(\mathrm{a})$ | (d) | long (eam) $\leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | - |

Note: For (a) and (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

## MB90246A Series

Table 9 Add/Subtract (Byte, Word, Long) [42 Instructions]

| Mnemonic | \# | ~ | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD A,\#imm8 | 2 | 2 | 0 | byte $(A) \leftarrow(A)+$ imm8 | Z |  | - | - |  |  |  |  |  |  |
| ADD A, dir | 2 | 3 | (b) | byte $(A) \leftarrow(A)+$ (dir) | Z | - | - | - | - |  |  |  |  |  |
| ADD A, ear | 2 | 2 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})+($ ear $)$ | Z | - | - | - | - |  |  |  |  |  |
| ADD A, eam | $2+$ | $3+$ (a) | (b) | byte $(A) \leftarrow(A)+($ eam $)$ | Z | - | - | - | - |  |  |  |  | - |
| ADD ear, A | 2 | 2 | 0 | byte (ear) $\leftarrow$ (ear) + (A) | - | - | - | - | - |  |  |  |  |  |
| ADD eam, A | $2+$ | $3+(\mathrm{a})$ | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)+(\mathrm{A})$ | Z | - | - | - | - |  |  |  |  |  |
| ADDC A | 1 | 2 | 0 | byte $(A) \leftarrow(A H)+(A L)+(C)$ | Z | - | - | - | - |  |  |  |  |  |
| ADDC A, ear | 2 | 2 | 0 | byte $(A) \leftarrow(A)+($ ear $)+(\mathrm{C})$ | Z | - | - | - | - |  |  |  |  |  |
| ADDC A, eam | $2+$ | $3+(\mathrm{a})$ | (b) | byte $(A) \leftarrow(A)+($ eam $)+(C)$ | Z | - | - | - | - |  |  |  |  |  |
| ADDDC A | 1 | 3 | 0 | byte (A) $\leftarrow(\mathrm{AH})+(\mathrm{ALL})+(\mathrm{C})($ decimal) | Z | - | - | - | - |  |  |  |  |  |
| SUB A, \#imm8 | 2 | 2 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ - imm8 | Z | - | - | - | - |  |  |  |  |  |
| SUB A, dir | 2 | 3 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})-$ (dir) | Z | - | - | - | - |  |  |  |  |  |
| SUB A, ear | 2 | 2 | 0 | byte $(A) \leftarrow(A)-$ (ear) | Z | - | - | - | - |  |  |  |  |  |
| SUB A, eam | $2+$ | $3+$ (a) | (b) | byte $(A) \leftarrow(A)-($ eam $)$ | Z | - | - | - | - |  |  |  |  |  |
| SUB ear, A | 2 | 2 | 0 | byte (ear) $\leftarrow$ (ear) - (A) |  |  |  | - |  |  |  |  |  |  |
| SUB eam, A | $2+$ | $3+$ (a) | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) - (A) |  | - | - | - | - |  |  |  |  |  |
| SUBC A | 1 | 2 | 0 | byte $(A) \leftarrow(A H)-(A L)-(C)$ | Z | - | - | - | - |  |  |  |  |  |
| SUBC A, ear | 2 | 2 | (b) | byte $(\mathrm{A}) \leftarrow(\mathrm{A})-$ (ear) - (C) | Z | - | - | - |  |  |  | * |  |  |
| SUBC A, eam SUBDC A | $\begin{gathered} 2+ \\ 1 \\ 1 \end{gathered}$ | $\begin{gathered} 3+(a) \\ 3 \end{gathered}$ | $\begin{gathered} \text { (b) } \\ 0 \end{gathered}$ | $\begin{aligned} & \begin{array}{l} \text { byte }(\mathrm{A}) \leftarrow(\mathrm{A})-(\text { eam })-(\mathrm{C}) \\ \text { byte }(\mathrm{A}) \leftarrow(\mathrm{AH})-(\mathrm{AL})-(\mathrm{C})(\text { decimal) } \end{array} \end{aligned}$ | $\begin{aligned} & Z \\ & Z \end{aligned}$ |  |  |  | - |  | * | * |  |  |
| W A | 1 | 2 | 0 | word $(A) \leftarrow(A H)+(A L)$ | - | - | - | - |  |  |  |  |  |  |
| ADDW A, ear | 2 | 2 | 0 | word $(A) \leftarrow(A)+(e a r)$ | - | - | - | - |  | * | * |  |  |  |
| ADDW A, eam | $2+$ | $3+$ (a) | (c) | word $(A) \leftarrow(A)+($ eam $)$ | - | - |  | - | - |  |  |  |  |  |
| ADDW A, \#imm16 | 3 | 2 | 0 | word $(A) \leftarrow(A)+$ imm16 | - |  |  | - | - |  |  |  |  |  |
| ADDW ear, A | 2 | 2 | 0 | word (ear) - (ear) + (A) | - |  |  | - | - |  |  |  |  |  |
| ADDW eam, A | $2+$ | $3+(\mathrm{a})$ | $2 \times$ (c) | word (eam) - (eam) + (A) |  |  |  |  | - |  |  |  |  |  |
| ADDCW A, ear | 2 | 2 | 0 | word $(A) \leftarrow(A)+($ ear $)+(C)$ |  |  |  |  |  |  |  |  |  |  |
| ADDCW A, eam | $2+$ | $3+(\mathrm{a})$ | (c) | word $(A) \leftarrow(A)+($ eam $)+(C)$ | - |  |  |  | - |  |  |  |  |  |
| SUBW A | 1 | 2 | 0 | word $(A) \leftarrow(A H)-(A L)$ |  |  |  |  |  |  |  |  |  |  |
| SUBW A, ear | 2 | 2 | 0 | word (A) $\leftarrow(A)-($ ear $)$ | - |  | - | - | - |  |  |  |  |  |
| SUBW A, eam | $2+$ | $3+(\mathrm{a})$ | (c) | word $(A) \leftarrow(A)-($ eam $)$ | - |  | - | - | - |  |  |  |  |  |
| SUBW A, \#imm16 | 3 | 2 | 0 | word $(A) \leftarrow(A)-$ imm16 | - |  | - | - |  |  |  | * |  |  |
| SUBW ear, A | $\begin{gathered} 2 \\ 2^{2}+ \end{gathered}$ | 2 $3+(a)$ |  | word (ear) $\leftarrow($ ear $)-(A)$ <br> word $($ eam $) \leftarrow($ eam $)-(A)$ | - |  | - |  |  |  |  |  |  |  |
| SUBW eam, A SUBCW A, ear | $\begin{gathered} 2+ \\ ? \end{gathered}$ | 3+(a) | $2 \times$ (c) 0 | word $($ eam $) \leftarrow($ eam $)-(A)$ word $(A) \leftarrow(A)-($ ear $)-(C)$ | - | - |  | - | - | * | * | * | * |  |
| SUBCW A, eam | $2+$ | $3+(\mathrm{a})$ | (c) | word $(A) \leftarrow(A)-($ eam $)-(C)$ | - | - | - | - | - |  |  |  |  | - |
| ADDL A, ear | 2 | 5 | 0 | long $(A) \leftarrow(A)+$ (ear) | - | - | - | - | - |  | * |  |  | - |
| ADDL A, eam | $2+$ | $6+$ (a) | (d) | long $(A) \leftarrow(A)+($ eam $)$ | - |  |  | - | - |  | * |  |  |  |
| ADDL A, \#imm32 | 5 | 4 | 0 | long $(A) \leftarrow(A)+$ imm 32 | - | - | - | - | - |  | * |  |  | - |
| SUBL A, ear | 2 | 5 | 0 | long $(A) \leftarrow(A)-$ (ear) | - | - | - | - | - |  | * | * |  | - |
| SUBL A, eam | 2 | $6+(\mathrm{a})$ | (d) | long $(A) \leftarrow(A)-($ eam $)$ | - | - | - | - | - |  | * |  |  | - |
| SUBL A, \#imm32 | 5 | 4 | 0 | long $(A) \leftarrow(A)-$ imm32 | - | - | - | - | - |  |  |  |  |  |

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

## MB90246A Series

Table 10 Increment/Decrement (Byte, Word, Long) [12 Instructions]

| Mnemonic |  | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INC INC <br> DEC DEC | ear eam ear eam | $\begin{gathered} 2 \\ 2+ \\ 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 2 \\ 3+(\mathrm{a}) \\ 2 \\ 3+(\mathrm{a}) \end{gathered}$ | $\begin{gathered} \hline 0 \\ 2 \times(b) \\ 0 \\ 2 \times(b) \end{gathered}$ | $\begin{aligned} & \text { byte }(\text { ear }) \leftarrow(\text { ear })+1 \\ & \text { byte }(\text { eam }) \leftarrow(\text { eam })+1 \\ & \text { byte }(\text { ear }) \leftarrow(\text { ear })-1 \\ & \text { byte }(\text { eam }) \leftarrow(\text { eam })-1 \end{aligned}$ |  | $\begin{aligned} & - \\ & - \end{aligned}$ |  |  | - | * | * | * | - - - - | * |
| INCW INCW DECW DECW | ear eam ear eam | $\begin{gathered} 2 \\ 2+ \\ 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 2 \\ 3+(a) \\ 2 \\ 3+(a) \end{gathered}$ | $\begin{gathered} 0 \\ 2 \times(c) \\ 0 \\ 2 \times(c) \end{gathered}$ | $\begin{aligned} & \text { word }(\text { ear }) \leftarrow(\text { ear })+1 \\ & \text { word }(\text { eam }) \leftarrow(\text { eam })+1 \\ & \text { word }(\text { ear }) \leftarrow(\text { ear })-1 \\ & \text { word }(\text { eam }) \leftarrow(\text { eam })-1 \end{aligned}$ |  |  | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ |  |  | * | * | * | - - - - | * |
| INCL INCL DECL DECL | ear eam ear eam | $\begin{gathered} 2 \\ 2^{2}+ \\ 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 4 \\ 5+(a) \\ 4 \\ 5+(a) \end{gathered}$ | $\begin{gathered} 0 \\ 2 \times(d) \\ 0 \\ 2 \times(d) \end{gathered}$ | $\begin{aligned} & \text { long }(\text { ear }) \leftarrow(\text { ear })+1 \\ & \text { long }(\text { eam }) \leftarrow(e a m)+1 \\ & \text { long }(\text { ear }) \leftarrow(\text { ear })-1 \\ & \text { long }(\text { eam }) \leftarrow(\text { eam })-1 \end{aligned}$ | - | - |  | - - - - | - - - - | * | * | * | - - - - | * |

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 11 Compare (Byte, Word, Long) [11 Instructions]

| Mnemonic |  | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP | A | 1 | 1 | 0 | byte (AH) - (AL) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, ear | 2 | 2 | 0 | byte (A) - (ear) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, eam | $2+$ | $3+(a)$ | (b) | byte (A) - (eam) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, \#imm8 | 2 | 2 | 0 | byte (A) - imm8 | - | - | - | - | - | * | * | * | * | - |
| CMPW | A | 1 | 1 | 0 | word (AH) - (AL) | - | - | - | - | - | * | * | * | * | - |
| CMPW | A, ear | 2 | 2 | 0 | word (A) - (ear) | - | - | - | - | - | * | * | * | * | - |
| CMPW | A, eam | $2+$ | $3+(a)$ | (c) | word (A) - (eam) | - | - | - | - | - | * | * | * | * | - |
| CMPW | A, \#imm16 | 3 | 2 | 0 | word (A) - imm16 | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, ear | 2 | 6 | 0 | word (A) - (ear) | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, eam | $2+$ | $7+(a)$ | (d) | word (A) - (eam) | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, \#imm32 | 5 | 3 | 0 | word (A) - imm32 | - | - | - | - | - | * | * | * | * | - |

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

## MB90246A Series

Table 12 Unsigned Multiply/Division (Word, Long) [11 Instructions]

| Mne | monic | \# | ~ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIVU | A | 1 | *1 | 0 | word (AH) /byte (AL) Quotient $\rightarrow$ byte (AL) Remainder $\rightarrow$ byte (AH) | - | - | - | - | - | - | - | * | * | - |
| DIVU | A, ear | 2 | *2 | 0 | word (A)/byte (ear) Quotient $\rightarrow$ byte (A) <br> Remainder $\rightarrow$ byte (ear) | - | - | - | - | - | - | - | * | * | - |
| DIVU | A, eam | $2+$ | *3 | *6 | word (A)/byte (eam) Quotient $\rightarrow$ byte (A) Remainder $\rightarrow$ byte (eam) | - | - | - | - | - | - | - | * | * | - |
| DIVUW | A, ear | 2 | *4 | 0 | long (A)/word (ear) Quotient $\rightarrow$ word (A) <br> Remainder $\rightarrow$ word (ear) | - | - | - | - | - | - | - | * | * | - |
| DIVUW | A, eam | 2+ | *5 | *7 | long (A)/word (eam) Quotient $\rightarrow$ word (A) Remainder $\rightarrow$ word (eam) | - | - | - | - | - | - | - | * | * | - |
| MULU | A | 1 | *8 | 0 | byte (AH) byte (AL) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MULU | A, ear | 2 | *9 | 0 | byte (A) byte (ear) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MULU | A, eam | $2+$ | *10 | (b) | byte (A) byte (eam) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MULUW | A | 1 | *11 | 0 | word (AH) word (AL) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |
| MULUW | A, ear | 2 | *12 | 0 | word (A) word (ear) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |
| MULUW | A, eam | $2+$ | *13 | (c) | word (A) word (eam) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |

Note: For (b) and (c), refer to "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: Set to 3 when the division-by-0, 6 for an overflow, and 14 for normal operation.
*2: Set to 3 when the division-by-0, 6 for an overflow, and 13 for normal operation.
*3: Set to $5+$ (a) when the division-by- $0,7+$ (a) for an overflow, and $17+$ (a) for normal operation.
*4: Set to 3 when the division-by-0, 5 for an overflow, and 21 for normal operation.
*5: Set to $4+$ (a) when the division-by- $0,7+$ (a) for an overflow, and $25+$ (a) for normal operation.
*6: When the division-by-0, (b) for an overflow, and $2 \times(\mathrm{b})$ for normal operation.
*7: When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.
*8: Set to 3 when byte (AH) is zero, 7 when byte (AH) is not zero.
*9: Set to 3 when byte (ear) is zero, 7 when byte (ear) is not zero.
*10:Set to $4+$ (a) when byte (eam) is zero, $8+$ (a) when byte (eam) is not zero.
*11:Set to 3 when word (AH) is zero, 11 when word (AH) is not zero.
*12:Set to 4 when word (ear) is zero, 11 when word (ear) is not zero.
*13:Set to $4+(\mathrm{a})$ when word (eam) is zero, $12+(\mathrm{a})$ when word (eam) is not zero.

## MB90246A Series

Table 0 Signed multiplication/division (Word, Long) [11 Instructions]

| Mnemonic |  | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIV | A | 2 | *1 | 0 | word (AH)/byte (AL) | Z | - | - | - | - | - | - | * | * | - |
|  |  |  |  |  | Quotient $\rightarrow$ byte (AL) <br> Remainder $\rightarrow$ byte (AH) |  |  |  |  |  |  |  |  |  |  |
| DIV | A, ear | 2 | *2 | 0 | word (A)/byte (ear) | Z | - | - | - | - | - | - | * | * | - |
|  |  |  |  |  | Quotient $\rightarrow$ byte (A) <br> Remainder $\rightarrow$ byte (ear) |  |  |  |  |  |  |  |  |  |  |
| DIV | A, eam | $2+$ | *3 | *6 | word (A)/byte (eam) | Z | - | - | - | - | - | - | * | * | - |
|  |  |  |  |  | Quotient $\rightarrow$ byte (A) <br> Remainder $\rightarrow$ byte (eam) |  |  |  |  |  |  |  |  |  |  |
| DIVW | A, ear | 2 | *4 | 0 | long (A)/word (ear) | - | - | - | - | - | - | - | * | * | - |
|  |  |  |  |  | Quotient $\rightarrow$ word (A) <br> Remainder $\rightarrow$ word (ear) |  |  |  |  |  |  |  |  |  |  |
| DIVW | A, eam | $2+$ | *5 | *7 | ```long (A)/word (eam) Quotient }->\mathrm{ word (A) Remainder }->\mathrm{ word (eam)``` | - | - | - | - | - | - | - | * | * | - |
| MUL | A | 2 | *8 | 0 | byte (AH) $\times$ byte (AL) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MUL | A, ear | 2 | *9 | 0 | byte $(A) \times$ byte (ear) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MUL | A, eam | $2+$ | *10 | (b) | byte (A) $\times$ byte (eam) $\rightarrow$ word (A) | - | - | - | - | - | - | - | - | - | - |
| MULW | A | 2 | *11 | 0 | word (AH) $\times$ word $(A L) \rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |
| MULW | A, ear | 2 | *12 | 0 | word (A) $\times$ word (ear) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |
| MULW | A, eam | $2+$ | *13 | (b) | word (A) $\times$ word (eam) $\rightarrow$ long (A) | - | - | - | - | - | - | - | - | - | - |

For (b) and (c), refer to "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: Set to 3 for divide-by-0, 8 or 18 for an overflow, and 18 for normal operation.
*2: Set to 3 for divide-by-0, 10 or 21 for an overflow, and 22 for normal operation.
*3: Set to $4+(a)$ for divide-by- $0,11+$ (a) or $22+(a)$ for an overflow, and $23+(a)$ for normal operation.
*4: Positive divided: Set to 4 for divide-by-0, 10 or 29 for an overflow, and 30 for normal operation.
Negative divided: Set to 4 for divide-by-0, 11 or 30 for an overflow, and 31 for normal operation.
*5: Positive divided: Set to $4+$ (a) for divide-by- $0,11+$ (a) or $30+$ (a) for an overflow, and $31+$ (a) for normal operation. Negative divided: Set to $4+(a)$ for divide-by- $0,12+(a)$ or $31+(a)$ for an overflow, and $32+(a)$ for normal operation.
*6: Set to (b) when the division-by-0 or an overflow, and $2 \times(\mathrm{b})$ for normal operation.
*7: Set to (c) when the division-by-0 or an overflow, and $2 \times$ (c) for normal operation.
*8: Set to 3 when byte $(\mathrm{AH})$ is zero, 12 when the result is positive, and 13 when the result is negative.
*9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
*10:Set to $4+(\mathrm{a})$ when byte (eam) is zero, $13+(\mathrm{a})$ when the result is positive, and $14+(\mathrm{a})$ when the result is negative.
*11:Set to 3 when word $(\mathrm{AH})$ is zero, 12 when the result is positive, and 13 when the result is negative.
*12:Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
*13:Set to $4+(a)$ when word (eam) is zero, $17+(a)$ when the result is positive, and $20+(a)$ when the result is negative.
Note: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.

## MB90246A Series

Table 14 Logic 1 (Byte, Word) [39 Instructions]

| Mnemonic |  | \# |  | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND | A, \#imm8 | 2 | 2 | 0 | byte $(A) \leftarrow(A)$ and imm8 | - |  | - | - | - |  |  | R | - |  |
| AND | A, ear | 2 | 2 | 0 | byte $(A) \leftarrow(A)$ and (ear) | - | - | - | - | - |  |  | R | - | - |
| AND | A, eam | $2+$ | $3+$ (a) | (b) | byte $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - |  |  | R | - | - |
| AND | ear, A | 2 | 3 | 0 | byte (ear) $\leftarrow$ (ear) and (A) | - | - | - | - | - | * | * | R | - |  |
| AND | eam, A | $2+$ | $3+$ (a) | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) and (A) | - | - | - | - | - | * |  | R | - |  |
| OR | A, \#imm8 | 2 | 2 | 0 | byte $(A) \leftarrow(A)$ or imm8 | - | - | - | - | - | * |  | R | - | - |
| OR | A, ear | 2 | 2 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ or (ear) | - | - | - | - | - | * |  | R | - |  |
| OR | A, eam | $2+$ | $3+$ (a) | (b) | byte (A) $\leftarrow(A)$ or (eam) | - |  | - | - | - | * | * | R | - |  |
| OR | ear, A | 2 | 3 | 0 | byte (ear) $\leftarrow$ (ear) or (A) | - |  | - | - | - | * | * | R | - |  |
| OR | eam, A | $2+$ | $3+$ (a) | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) or (A) | - | - | - | - | - | * |  | R | - | * |
| XOR | A, \#imm8 | 2 | 2 | 0 | byte $(A) \leftarrow(A)$ xor imm8 |  |  | - | - | - |  |  | R | - | - |
| XOR | A, ear | 2 | 2 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ xor (ear) | - |  | - | - | - | * |  | R | - |  |
| XOR | A, eam | $2+$ | $3+$ (a) | (b) | byte $(A) \leftarrow(A)$ xor (eam) | - |  | - | - | - | * |  | R | - |  |
| XOR | ear, A |  | (a) | 0 | byte (ear) $\leftarrow$ (ear) xor (A) | - |  | - | - | - |  |  | R | - |  |
| XOR | eam, A | $2+$ | $3+$ (a) | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) xor (A) | - |  | - | - | - |  |  | R | - |  |
| NOT | A | 1 | 2 |  | byte $(\mathrm{A}) \leftarrow \operatorname{not}(\mathrm{A})$ | - |  | - | - | - |  | * | R | - |  |
| NOT | ear | 2 | 2 | (b) | byte (ear) $\leftarrow$ not (ear) | - |  | - | - | - | * |  | R | - |  |
| NOT | eam | $2+$ | $3+(\mathrm{a})$ | $2 \times$ (b) | byte (eam) $\leftarrow$ not (eam) | - | - | - | - | - |  |  | R | - |  |
| ANDW | A | 1 | 2 | 0 | word (A) $\leftarrow(\mathrm{AH}$ ) and (A) | - |  | - | - | - |  |  | R | - | - |
| ANDW | A, \#imm16 | 3 | 2 | 0 | word $(A) \leftarrow(A)$ and imm16 | - |  | - | - | - | * |  | R | - | - |
| ANDW | A, ear | 2 | 2 | 0 | word (A) $\leftarrow(\mathrm{A})$ and (ear) | - | - | - | - | - | * |  | R | - | - |
| ANDW | A, eam | $2+$ | $3+$ (a) | (c) | word $(A) \leftarrow(A)$ and (eam) | - |  | - | - | - | * |  | R | - | - |
| ANDW | ear, A | 2 | (a) | 0 | word (ear) $\leftarrow($ ear ) and (A) | - |  | - | - | - | * |  | R | - |  |
| ANDW | eam, A | $2+$ | $3+$ (a) | $2 \times$ (c) | word (eam) $\leftarrow($ eam $)$ and $(\mathrm{A})$ | - | - | - | - | - | * |  | R | - |  |
| ORW | A | 1 | 2 | 0 | word $(A) \leftarrow(A H)$ or $(A)$ | - |  | - | - | - |  |  | R | - | - |
| ORW | A, \#imm16 | 3 | 2 | 0 | word $(A) \leftarrow(A)$ or imm16 | - |  | - | - | - |  |  | R | - | - |
| ORW | A, ear | 2 | 2 | 0 | word $(A) \leftarrow(A)$ or (ear) | - |  | - | - | - |  |  | R | - | - |
| ORW | A, eam | $2+$ | $3+$ (a) | (c) | word $(A) \leftarrow(A)$ or (eam) | - |  | - | - | - |  |  | R | - | - |
| ORW | ear, A | 2 | 3 | 0 | word (ear) $\leftarrow$ (ear) or (A) | - |  | - | - | - |  |  | R | - |  |
| ORW | eam, A | $2+$ | $3+(\mathrm{a})$ | $2 \times$ (c) | word (eam) $\leftarrow$ (eam) or (A) | - |  | - | - | - |  |  | R | - |  |
| XORW |  | 1 | 2 | 0 | word $(A) \leftarrow(A H)$ xor $(A)$ | - |  | - | - | - |  |  | R | - | - |
| XORW | A, \#imm16 |  | 2 | 0 | word $(A) \leftarrow(A)$ xor imm16 | - |  | - | - | - |  |  | R | - | - |
| XORW | A, ear | 2 | 2 | 0 | word $(A) \leftarrow(A)$ xor (ear) | - |  | - | - | - |  |  | R | - | - |
| XORW | A, eam | $2+$ | $3+(\mathrm{a})$ | (c) | word $(A) \leftarrow(A)$ xor (eam) | - |  | - | - | - |  |  | R | - | - |
| XORW | ear, A |  | 3 | 0 | word (ear) $\leftarrow$ (ear) xor (A) | - |  | - | - |  |  |  | R | - |  |
| XORW | eam, A | $2+$ | $3+$ (a) | $2 \times$ (c) | word (eam) $\leftarrow$ (eam) xor (A) | - |  | - | - | - | * |  | R | - | * |
| NOTW |  | 1 | 2 | 0 | word $(\mathrm{A}) \leftarrow \operatorname{not}(\mathrm{A})$ | - |  | - | - | - | * | * | R | - | - |
| NOTW | ear | 2 | 3 | 0 | word (ear) $\leftarrow$ not (ear) | - | - | - | - | - | * | * | R | - |  |
| NOTW | eam | $2+$ | $3+$ (a) | $2 \times$ (c) | word (eam) $\leftarrow$ not (eam) | - | - | - | - | - | * |  | R | - | * |

Note: For (a) to (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

## MB90246A Series

Table 15 Logic 2 (Long) [6 Instructions]

| Mnemonic |  | \# | $\sim$ | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANDL | A, ear |  | 5 | 0 | long $(A) \leftarrow(A)$ and (ear) | - | - | - | - | - |  | * | R | - |  |
| ANDL | A, eam | $2+$ | $6+$ (a) | (d) | long $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - | * | * | R | - | - |
| ORL | A, ear | 2 | 5 | 0 | long $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * | * | R | - | - |
| ORL | A, eam | $2+$ | $6+$ (a) | (d) | long $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * | * | R | - | - |
| XORL | A, ear | 2 | 5 | 0 | long $(A) \leftarrow(A)$ xor (ear) | - | - | - | - | - | * | * | R | - | - |
| XORL | A, eam | $2+$ | $6+$ (a) | (d) | long $(A) \leftarrow(A)$ xor (eam) | - | - | - | - | _ |  | * | R | - | - |

Note: For (a) and (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 16 Sign Reverse (Byte, Word) [6 Instructions]

| Mnemonic |  | \# | $\sim$ | RG | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NEG | A | 1 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow 0-(\mathrm{A})$ | X | - | - | - | - | * | * | * | * | - |
| $\begin{array}{\|l\|l} \mathrm{NEG} \\ \mathrm{NEG} \end{array}$ | ear eam | $\begin{gathered} 2 \\ 2^{2}+ \end{gathered}$ | $\begin{gathered} 3 \\ 5+(\mathrm{a}) \end{gathered}$ | $\begin{aligned} & 2 \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ 2 \times(\mathrm{b}) \end{gathered}$ | byte (ear) $\leftarrow 0$ - (ear) <br> byte $($ eam $) \leftarrow 0-($ eam $)$ | - | - | - | - | - | * | * | * | * | - |
| NEGW | A | 1 | 2 | 0 | 0 | word $(\mathrm{A}) \leftarrow 0-(\mathrm{A})$ | - | - | - | - | - | * | * | * | * | - |
| NEGW NEGW | ear <br> eam | $\begin{gathered} 2 \\ 2+ \end{gathered}$ | 3 $5+(\mathrm{a})$ | 2 | $\begin{gathered} 0 \\ 2 \times(\mathrm{c}) \end{gathered}$ | word (ear) $\leftarrow 0$ - (ear) <br> word $($ eam $) \leftarrow 0-($ eam $)$ | - | - | - | - | - | * | * | * | * | - |

Note: For (a) and (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 17 Absolute Values (Byte, Word, Long) [3 Instructions]

| Mnemonic | $\#$ | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ABS | A | 2 | 2 | 0 | byte $($ A $) \leftarrow$ Absolute value (A) | Z | - | - | - | - | $*$ | $*$ | $*$ | - | - |
| ABSW | A | 2 | 2 | 0 | word $($ A $) \leftarrow$ Absolute value (A) | - | - | - | - | - | $*$ | $*$ | $*$ | - | - |
| ABSL | A | 2 | 4 | 0 | long $(A) \leftarrow$ Absolute value (A) | - | - | - | - | - | $*$ | $*$ | $*$ | - | - |

Table 18 Normalize Instruction (Long) [1 Instruction]

| Mnemonic | $\#$ | $\sim$ | RG | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NRML A, R0 | 2 | $* 1$ | 1 | 0 | long (A) $\leftarrow$ Shift to where "1" <br> is originally located <br> byte (R0) $\leftarrow$ Number of shifts <br> in the operation | - | - | - | - | - | - | $*$ | - | - | - |

[^7]
## MB90246A Series

Table 19 Shift Type Instruction (Byte, Word, Long) [27 Instructions]

| Mnemonic | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RORC A | 2 | 2 | 0 | byte $(A) \leftarrow$ With right-rotate carry | - | - | - | - | - |  | * | - | * | - |
| ROLC A | 2 | 2 | 0 | byte $(A) \leftarrow$ With left-rotate carry | - | - | - | - | - | * | * | - | * | - |
| RORC ear | 2 | 2 | 0 | byte (ear) $\leftarrow$ With right-rotate carry | - | - | - | - | - | * | * | - | * | * |
| RORC eam | $2+$ | $3+$ (a) | $2 \times$ (b) | byte (eam) $\leftarrow$ With right-rotate carry | - | - | - | - | - | * | * | - | * | * |
| ROLC ear | 2 | 2 | 0 | byte (ear) $\leftarrow$ With left-rotate carry | - | - | - | - | - | * | * | - | * | * |
| ROLC eam | $2+$ | $3+$ (a) | $2 \times$ (b) | byte (eam) $\leftarrow$ With left-rotate carry | - | - | - | - | - | * | * | - | * | * |
| ASR A, R0 | 2 | *1 | 0 | byte $(A) \leftarrow$ Arithmetic right barrel shift ( $A, R 0$ ) | - | - | - | - | * | * | * | - | * | - |
| LSR A, R0 | 2 | *1 | 0 | byte (A) $\leftarrow$ Logical right barrel shift (A, R0) | - | - | - | - | * | * | * | - |  | - |
| LSL A, R0 | 2 | *1 | 0 | byte (A) $\leftarrow$ Logical left barrel shift (A, R0) | - | - | - | - | - | * | * | - | * | - |
| ASR A, \#imm8 | 3 | *3 | 0 | byte (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8) | - | - | - | - | * | * | * | - | * | - |
| LSR A, \#imm8 | 3 | *3 | 0 | byte (A) $\leftarrow$ Logical right barrel shift (A, imm8) | - | - | - | - | * | * | * | - | * | - |
| LSL A, \#imm8 | 3 | *3 | 0 | byte $(A) \leftarrow$ Logical left barrel shift (A, imm8) | - | - | - | - | - | * | * | - | * | - |
| ASRW A | 1 | 2 | 0 | word $(A) \leftarrow$ Arithmetic right shift (A, 1 bit) | - | - | - | - | * | * | * | - | * | - |
| LSRW A/SHRW | 1 | 2 | 0 | word $(A) \leftarrow$ Logical right shift (A, 1 bit) | - | - | - | - | * | R |  | - |  | - |
| A | 1 | 2 | 0 | word (A) $\leftarrow$ Logical left shift (A, 1 bit) | - | - | - | - | - |  |  | - |  | - |
|  | 2 | *1 | 0 | word (A) $\leftarrow$ Arithmetic right barrel shift (A, R0) | - | - | - | - | * | * |  | - |  | - |
| ASRW A, R0 | 2 | *1 | 0 | word $(A) \leftarrow$ Logical right barrel shift (A, R 0 ) | - | - | - | - | * | * | * | - | * | - |
| LSRW A, R0 | 2 | *1 | 0 | word (A) $\leftarrow$ Logical left barrel shift (A, R0) | - | - | - | - | - | * | * | - |  | - |
| LSLW A, R0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 | *3 | 0 | word (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8) | - | - | - | - | * | * | * | - | * | - |
| ASRW A, \#imm8 | 3 | *3 | 0 | word $(A) \leftarrow$ Logical right barrel shift (A, imm8) | - | - | - | - | * | * | * | - |  | - |
| LSRW A, \#imm8 | 3 | *3 | 0 | word $(\mathrm{A}) \leftarrow$ Logical left barrel shift ( A , imm8) | - | - | - | - | - | * | * | - | * | - |
| LSLW A, \#mm8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ASRL A, R0 | 2 | *2 | 0 | long (A) $\leftarrow$ Arithmetic right barrel shift (A, R0) | - | - | - | - | * | * | * | - | * | - |
| LSRL A, R0 | 2 | *2 | 0 | long $(A) \leftarrow$ Logical right barrel shift (A, R0) | - | - | - | - | * |  | * | - | * | - |
| LSLL A, R0 | 2 | *2 | 0 | long (A) $\leftarrow$ Logical left barrel shift (A, R0) | - | - | - | - | - | * | * | - | * | - |
| ASRL A, \#imm8 | 3 | *4 | 0 | long (A) $\leftarrow$ Arithmetic right barrel shift (A, imm8) | - | - | - | - | * | * | * | - |  | - |
| LSRL A, \#imm8 | 3 | *4 | 0 | long (A) $\leftarrow$ Logical right barrel shift (A, imm8) | - | - | - | - | * | * | * | - | $*$ | - |
| LSLL A, \#imm8 | 3 | *4 | 0 | long $(A) \leftarrow$ Logical left barrel shift ( A , imm8) | - | - | - | - | - | * | * | - | * | - |

Note: For (a) and (b), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: Set to 3 when R0 is 0 , otherwise $3+(R 0)$.
*2: Set to 3 when R0 is 0 , otherwise $4+(R 0)$.
*3: Set to 3 when imm8 is 0 , otherwise $3+$ imm8.
*4: Set to 3 when imm8 is 0 , otherwise $4+$ imm8.

## MB90246A Series

Table 20 Branch 1 [31 Instructions]

| Mnemonic | \# | $\sim$ | B | Operation | LH | AH |  | I | S | T | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 2 | ${ }^{*} 1$ | 0 | Branch if (Z) = 1 | - | - |  | - | - | - | - - |  | - | - | - | - |
| BNZBNE rel | 2 | *1 | 0 | Branch if $(Z)=0$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BC/BLO rel | 2 | *1 | 0 | Branch if ( C ) $=1$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BNC/BHS rel | 2 | *1 | 0 | Branch if (C) $=0$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BN rel | 2 | *1 | 0 | Branch if ( N$)=1$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BP rel | 2 | *1 | 0 | Branch if ( N ) $=0$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BV rel | 2 | *1 | 0 | Branch if ( V ) $=1$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BNV rel | 2 | *1 | 0 | Branch if (V) $=0$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BT rel | 2 | *1 | 0 | Branch if ( T ) $=1$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BNT rel | 2 | *1 | 0 | Branch if ( T ) $=0$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BLT rel | 2 | *1 | 0 | Branch if (V) xor ( N ) $=1$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BGE rel | 2 | *1 | 0 | Branch if (V) xor ( N ) $=0$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BLE rel | 2 | *1 | 0 | Branch if ( V ) xor ( N ) ) or ( Z$)=1$ | - | - |  | - | - | - | - | - | - | - | - | - |
| BGT rel | 2 | *1 | 0 | Branch if ( (V) xor (N)) or (Z) $=0$ | - | - |  | - | - |  | - | - | - | - | - | - |
| BLS rel | 2 | *1 | 0 | Branch if (C) or (Z) = 1 | - | - |  | - | - |  | - | - | - | - | - | - |
| BHI rel | 2 | *1 | 0 | Branch if (C) or (Z) =0 | - | - |  | - | - |  | - | - | - | - | - | - |
| BRA rel | 2 | *1 | 0 | Branch unconditionally | - | - |  | - | - |  |  | - | - | - | - | - |
| JMP @A | 1 | 2 | 0 | word (PC) $\leftarrow(\mathrm{A})$ | - | - |  | - | - |  | - - | - | - | - | - | - |
| JMP addr16 | 3 | 2 | 0 | word $(\mathrm{PC}) \leftarrow$ addr16 | - | - |  | - | - | - | - | - | - | - | - | - |
| JMP @ear | 2 | 3 | 0 | word (PC) $\leftarrow$ (ear) | - | - |  | - | - | - | - | - | - | - | - | - |
| JMP @eam | $2+$ | $4+(\mathrm{a})$ | (c) | word $(\mathrm{PC}) \leftarrow(\mathrm{eam})$ | - | - |  | - | - | - | - | - | - | - | - | - |
| JMPP @ear*3 | 2 | 3 | 0 | word (PC) $\leftarrow$ (ear), (PCB) $\leftarrow($ ear +2$)$ | - | - |  | - | - | - | - | - | - | - | - | - |
| JMPP @eam*3 | $2+$ | $4+$ (a) | (d) | word (PC) $\leftarrow($ eam ), (PCB) $\leftarrow($ eam +2$)$ | - | - |  | - | - |  | - | - | - | - | - | - |
| JMPP addr24 | 4 | , | 0 | $\begin{aligned} & \text { word }(P C) \leftarrow \text { ad2 } 24-15 \\ & (P C B) \leftarrow \operatorname{ad24} 16-23 \end{aligned}$ | - | - |  | - | - |  |  |  | - | - | - | - |
| CALL @ear*4 | 2 | 4 | (c) | word (PC) $\leftarrow$ (ear) | - | - |  | - | - |  |  |  | - | - | - | - |
| CALL @eam*4 | $2+$ | $5+(\mathrm{a})$ | $2 \times$ (c) | word (PC) $\leftarrow($ eam) | - | - |  | - | - |  |  | - | - | - | - |  |
| CALL addr16*5 | 3 | 5 | (c) | word (PC) $\leftarrow$ addr16 | - | - |  | - | - |  |  | - | - | - | - |  |
| CALLV \#vct4*5 | 1 | 5 | $2 \times$ (c) | Vector call instruction | - | - |  | - | - |  | - | - | - | - | - |  |
| CALLP @ear*6 | 2 | 7 | $2 \times$ (c) | word (PC) $\leftarrow$ (ear) 0-15 <br> $(\mathrm{PCB}) \leftarrow($ ear $) 16-23$ | - | - |  | - | - |  |  |  | - | - | - |  |
| CALLP @eam*6 | $2+$ | $8+$ (a) | *2 | word $(\mathrm{PC}) \leftarrow($ eam $) 0-15$ <br> $(\mathrm{PCB}) \leftarrow($ eam $) 16-23$ | - |  |  | - | - |  |  |  | - | - | - | - |
| CALLP addr24*7 | 4 | 7 | $2 \times$ (c) | word $(\mathrm{PC}) \leftarrow$ addr0 - 15 , $(\mathrm{PCB}) \leftarrow$ addr16-23 | - | - |  | - | - |  |  |  | - | - | - | - |

Note: For (a), (c) and (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: Set to 3 when branch is executed, and 2 when branch is not executed.
*2: $3 \times(\mathrm{c})+(\mathrm{b})$
*3: Reads (word) of the branch destination address.
*4: W pushes to stack (word), and R reads (word) of the branch destination address.
*5: Pushes to stack (word).
*6: W pushes to stack (long), and R reads (long) of the branch destination address.
*7: Pushes to stack (long).

## MB90246A Series

Table 21 Branch 2 [20 Instructions]


Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: Set to 4 when branch is executed, and 3 when branch is not executed.
*2: Set to 5 when branch is executed, and 4 when branch is not executed.
*3: Set to $5+$ (a) when branch is executed, and $4+$ (a) when branch is not executed.
*4: Set to $6+$ (a) when branch is executed, and $5+$ (a) when branch is not executed.
*5: Set to $3 \times$ (b) $+2 \times$ (c) when an interrupt request is issued, and $6 \times$ (c) for return.
*6: This is a high-speed interrupt return instruction. In the instruction, an interrupt request is detected. When an interrupt occurs, stack operation is not performed, with this instruction branching to the interrupt vector.
*7: Return from stack (word).
*8: Return from stack (long).

## MB90246A Series

Table 22 Miscellaneous Control Types (Byte, Word, Long) [36 Instructions]

| Mnemonic | \# | ~ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PUSHW A | 1 | 3 | (c) | word (SP) $\leftarrow(\mathrm{SP})-2,((\mathrm{SP})) \leftarrow(\mathrm{A})$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW AH | 1 | 3 | (c) | word $(S P) \leftarrow(S P)-2,((S P)) \leftarrow(A H)$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW PS | 1 | 3 | (c) | word $(S P) \leftarrow(S P)-2,((S P)) \leftarrow(P S)$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW rlst | 2 | *3 | *4 | $(\mathrm{PS}) \leftarrow(\mathrm{PS})-2 \mathrm{n},((\mathrm{SP})) \leftarrow(\mathrm{rlst})$ | - | - | - | - | - | - | - | - | - | - |
| POPW A | , | 3 | (c) | word $(\mathrm{A}) \leftarrow((\mathrm{SP}) \mathrm{)}$, (SP) $\leftarrow(\mathrm{SP})+2$ | - | * | - | - | - | - | - | - | - | - |
| POPW AH | 1 | 3 | (c) | word $(\mathrm{AH}) \leftarrow((\mathrm{SP})$ ), (SP) $\leftarrow(\mathrm{SP})+2$ | - | - | - | - | - | - | - | - | - | - |
| POPW PS | 1 | 3 | (c) | word (PS) $\leftarrow((\mathrm{SP})$ ), (SP) $\leftarrow(\mathrm{SP})+2$ | - | - | * | * | * | * | * | * | * | - |
| POPW rlst | 2 | *2 | *4 | $(\mathrm{rlst}) \leftarrow((\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \mathrm{n}$ | - | - | - | - | - | - | - | - | - | - |
| JCTX @A | 1 | 9 | $6 \times(\mathrm{c})$ | Context switch instruction | - | - | * | * | * | * | * | * | * | - |
| AND CCR,\#imm8 | 2 | 3 | 0 | byte $(\mathrm{CCR}) \leftarrow(\mathrm{CCR})$ and imm8 | - | - | * | * | * | * | * | * | * | - |
| OR CCR,\#imm8 | 2 | 3 | 0 | byte $(C C R) \leftarrow(C C R)$ or imm8 | - | - | * | * | * | * | * | * | * | - |
| MOV RP,\#imm8 | 2 | 2 | 0 | byte $(\mathrm{RP}) \leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV ILM, \#imm8 | 2 | 2 | 0 | byte $($ ILM $) \leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOVEA RWi, ear | 2 | 3 | 0 | word (RWi) $\leftarrow$ ear | - | - | - | - | - | - | - | - | - | - |
| MOVEA RWi, eam | $2+$ | $2+(a)$ | 0 | word $(\mathrm{RWi}) \leftarrow$ eam | - | - | - | - | - | - | - | - | - | - |
| MOVEA A, ear | 2 | 2 | 0 | word $(A) \leftarrow$ ear | - | * | - | - | - | - | - | - | - | - |
| MOVEA A, eam | $2+$ | $1+(a)$ | 0 | word $(A) \leftarrow$ eam | - | * | - | - | - | - | - | - | - | - |
| ADDSP \#imm8 | 2 | 3 | 0 | word (SP) $\leftarrow(S P)+$ ext (imm8) | - | - | - | - | - | - | - | - | - | - |
| ADDSP \#imm16 | 3 | 3 | 0 | word $(\mathrm{SP}) \leftarrow(\mathrm{SP})+\mathrm{imm16}$ | - | - | - | - | - | - | - | - | - | - |
| MOV A, brgl | 2 | *1 | 0 | byte $(\mathrm{A}) \leftarrow($ brgl) | Z | * | - | - | - | * | * | - | - | - |
| MOV brg2, A | 2 | 1 | 0 | byte (brg2) $\leftarrow(A)$ | - | - | - | - | - | * | * | - | - | - |
| MOV brg2, \#imm8 | 3 | 2 | 0 | byte (brg2) $\leftarrow$ imm8 | - | - | - | - | - | * | * | - | - | - |
| NOP | 1 | , | 0 | No operation | - | - | - | - | - | - | - | - | - | - |
| ADB | 1 | 1 | 0 | Prefix code for accessing AD space | - | - | - | - | - | - | - | - | - | - |
| DTB | 1 | 1 | 0 | Prefix code for accessing DT space | - | - | - | - | - | - | - | - | - | - |
| PCB | 1 | 1 | 0 | Prefix code for accessing PC space | - | - | - | - | - | - | - | - | - | - |
| SPB | 1 | 1 | 0 | Prefix code for accessing SP space | - | - | - | - | - | - | - | - | - | - |
| NCC | 1 | 1 | 0 | Prefix code for no change in flag | - | - | - | - | - | - | - | - | - | - |
| CMR | 1 | 1 | 0 | Prefix for common register bank | - | - | - | - | - | - | - | - | - | - |
| MOVW SPCU, \#imm16 | 4 | 2 | 0 | word (SPCU) $\leftarrow($ imm16) | - | - | - | - | - | - | - | - | - | - |
| MOVW SPCL, \#mm16 | 4 | 2 | 0 | word (SPCL) $\leftarrow$ (imm16) | - | - | - | - | - | - | - | - | - | - |
| SETSPC | 2 | 2 | 0 | Enables stack check operation. | - | - | - | - | - | - | - | - | - | - |
| CLRSPC | 2 | 2 | 0 | Disables stack check operation. | - | - | - | - | - | - | - | - | - | - |
| BTSCN A | 2 | *5 | 0 | Bit position of 1 in byte (A) from word (A) | Z | - | - | - | - | - | * | - | - | - |
| BTSCNS A | 2 | * 6 | 0 | Bit position ( $\times 2$ ) of 1 in byte (A) from word | Z | - | - | - | - | - | * | - | - | - |
| BTSCND A | 2 | *7 | 0 | (A) <br> Bit position ( $\times 4$ ) of 1 in byte (A) from word <br> (A) | Z | - | - | - | - | - | * | - | - | - |

Note: For (a) and (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: PCB, ADB, SSB, USB, and SPB : 1 state
DTB : 2 states
DPR : 3 states
*2: $3+4 \times$ (number of POPs)

## MB90246A Series

*3: $3+4 \times$ (number of PUSHes)
*4: (Number of POPs) $\times(\mathrm{c})$, or (number of PUSHes) $\times(\mathrm{c})$
*5: Set to 3 when AL is 0,5 when AL is not 0 .
*6: Set to 4 when AL is 0,6 when $A L$ is not 0 .
*7: Set to 5 when AL is 0,7 when $A L$ is not 0 .
Table 23 Bit Manipulation Instruction [21 Instructions]

| Mnemonic | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVB A, dir:bp | 3 | 3 | (b) | byte $(\mathrm{A}) \leftarrow$ (dir:bp) b | Z | * | - | - | - | * | * | - | - | - |
| MOVB A, addr16:bp | 4 | 3 | (b) | byte $(\mathrm{A}) \leftarrow$ (addr16:bp) b | Z | * | - | - | - | * | * | - | - | - |
| MOVB A, io:bp | 3 | 3 | (b) | byte $(\mathrm{A}) \leftarrow($ io:bp) b | Z | * | - | - | - | * | * | - | - | - |
| MOVB dir:bp, A | 3 | 4 | $2 \times(\mathrm{b})$ | bit (dir:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | * |
| MOVB addr16:bp, A | 4 | 4 | $2 \times$ (b) | bit (addr16:bp) $b \leftarrow(A)$ | - | - | - | - | - | * | * | - | - | * |
| MOVB io:bp, A | 3 | 4 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | * |
| SETB dir:bp | 3 | 4 | $2 \times(\mathrm{b})$ | bit (dir:bp) $\mathrm{b} \leftarrow 1$ | - | - | - | - | - | - | - | - | - | * |
| SETB addr16:bp | 4 | 4 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow 1$ | - | - | - | - | - | - | - | - | - | * |
| SETB io:bp | 3 | 4 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow 1$ | - | - | - | - | - | - | - | - | - | * |
| CLRB dir:bp | 3 | 4 | $2 \times(\mathrm{b})$ | bit (dir:bp) $\mathrm{b} \leftarrow 0$ | - | - | - | - | - | - | - | - | - | * |
| CLRB addr16:bp | 4 | 4 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow 0$ | - | - | - | - | - | - | - | - | - | * |
| CLRB io:bp | 3 | 4 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow 0$ | - | - | - | - | - | - | - | - | - | * |
| BBC dir:bp, rel | 4 | *1 | (b) | Branch if (dir:bp) $b=0$ | - | - | - | - | - | - | * | - | - | - |
| BBC addr16:bp, rel | 5 | *1 | (b) | Branch if (addr16:bp) $b=0$ | - | - | - | - | - | - | * | - | - | - |
| BBC io:bp, rel | 4 | *1 | (b) | Branch if (io:bp) $b=0$ | - | - | - | - | - | - | * | - | - | - |
| BBS dir:bp, rel | 4 | *1 | (b) | Branch if (dir:bp) $b=1$ | - | - | - | - | - | - | * | - | - | - |
| BBS addr16:bp, rel | 5 | *1 | (b) | Branch if (addr16:bp) $b=1$ | - | - | - | - | - | - | * | - | - | - |
| BBS io:bp, rel | 4 | *1 | (b) | Branch if (io:bp) $b=1$ | - | - | - | - | - | - | * | - | - | - |
| SBBS addr16:bp, rel | 5 | *2 | $2 \times(\mathrm{b})$ | Branch if (addr16:bp) $\mathrm{b}=1$, bit $=1$ | - | - | - | - | - | - | * | - | - | * |
| WBTS io:bp | 3 | *3 | *4 | Wait until (io:bp) $b=1$ | - | - | - | - | - | - | - | - | - | - |
| WBTC io:bp | 3 | *3 | * 4 | Wait until (io:bp) $b=0$ | - | - | - | - | - | - | - | - | - | - |

Note: For (b), refer to "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."
*1: Set to 5 when branch is executed, and 4 when branch is not executed.
*2: 7 if conditions are met, 6 when conditions are not met.
*3: Indeterminate times
*4: Until conditions are met

## MB90246A Series

Table 24 Accumulator Manipulation Instruction (Byte, Word) [6 Instructions]

| Mnemonic | $\#$ | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SWAP | 1 | 3 | 0 | byte (A) $0-7 \leftrightarrow($ (A) $8-15$ | - | - | - | - | - | - | - | - | - | - |
| SWAPW/XCHW AL, AH | 1 | 2 | 0 | word (AH) $\leftrightarrow($ AL |  | - | $*$ | - | - | - | - | - | - | - |
| EXT | 1 | 1 | 0 | byte sign-extension | X | - | - | - | - | $*$ | $*$ | - | - | - |
| EXTW | 1 | 2 | 0 | word sign-extension | - | X | - | - | - | $*$ | $*$ | - | - | - |
| ZEXT | 1 | 1 | 0 | byte zero-extension | Z | - | - | - | - | R | $*$ | - | - | - |
| ZEXTW | 1 | 1 | 0 | word zero-extension | - | Z | - | - | - | R | $*$ | - | - | - |

Table 25 String Instruction [10 Instructions]

| Mnemonic | \# | ~ | B | Operation | LH | AH | 1 | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVS/MOVSI | 2 | *2 | *3 | byte transfer @AH + $\leftarrow$ @AL + Counter = RW0 | - | - | - |  | - |  | - |  | - | - |
| MOVSD | 2 | *2 | * 3 | byte transfer @AH $-\leftarrow$ @AL - <br> Counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| SCEQ/SCEQI | 2 | *1 | *4 | byte search (@AH +) - AL, Counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| SCEQD | 2 | *1 | * 4 | byte search (@AH -) - AL, Counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| FISL/FILSI | 2 | $5 \mathrm{~m}+6$ | * 5 | byte fill @AH $+\leftarrow A L$, Counter = RW0 | - | - | - | - | - | * | * | - | - | - |
| MOVSW/MOVSWI | 2 | *2 | * 6 | $\begin{aligned} & \text { word transfer @AH }+\leftarrow \text { @AL }+, \\ & \text { Counter = RW0 } \end{aligned}$ | - | - | - | - | - | - | - | - | - | - |
| MOVSWD | 2 | *2 | * 6 | word transfer @AH - $\leftarrow$ @AL Counter = RW0 | - | - | - | - | - | - | - | - | - | - |
| SCWEQ/SCWEQI | 2 | *1 | *7 | word search (@AH +) - AL, Counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| SCWEQD | 2 | *1 | * 7 | word search (@AH -) - AL, Counter = RW0 | - | - | - | - | - | * | * | * | * | - |
| FILSW/FILSWI | 2 | $5 \mathrm{~m}+6$ | *8 | word fill @AH $+\leftarrow A L$, Counter = RW0 | - | - | - | - | - | * | * | - | - | - |

m : RW0 value (counter value)
*1: 3 when RW0 is $0,2+6 \times($ RW0) when count out, and $6 n+4$ when matched
*2: 4 when RW0 is 0 , otherwise $2+6 \times(\mathrm{RWO})$
*3: (b) $\times($ RWO)
*4: (b) $\times n$
*5: (b) $\times($ RW0 $)$
*6: (c) $\times(\mathrm{RW} 0)$
*7: (c) $\times n$
*8: (c) $\times($ RW0)

## MB90246A Series

Table 26 Multiple Data Transfer Instructions [18 Instruction]

| Mnemonic | \# | $\sim$ | B | Operation | LH | AH | I | S | T | N | Z | V | C | RMW |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVM @A, @RLi, \#imm8 | 3 | *1 | *3 | Multiple data transfer byte $((\mathrm{A})) \leftarrow((\mathrm{RLi}))$ | - | - | - | - | - | - | - | - | - | - |
| MOVM @A, eam, \#imm8 | $3+$ | *2 | *3 | Multiple data transfer byte $((A)) \leftarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |
| MOVM addr16, @RLi, \#imm8 | 5 | *1 | *3 | Multiple data transfer byte (addr16) $\leftarrow(($ RLi $))$ | - | - | - | - | - | - | - | - | - | - |
| MOVM addr16, @eam, \#imm8 | $5+$ | *2 | *3 | Multiple data transfer byte (addr16) $\leftarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |
| MOVMW@A, @RLi, \#imm8 | 3 | *1 | *4 | Multiple data transfer word $((\mathrm{A})) \leftarrow((\mathrm{RLi}))$ | - | - | - | - | - | - | - | - | - | - |
| MOVMW@A, eam, \#imm8 | $3+$ | *2 | *4 | Multiple data transfer word $((\mathrm{A})) \leftarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |
| MOVMWaddr16, @RLi, \#imm8 | 5 | *1 | *4 | Multiple data transfer word (addr16) $\leftarrow$ ((RLi)) | - | - | - | - | - | - | - | - | - | - |
| MOVMWaddr16, @eam, \#imm8 | $5+$ | *2 | *4 | Multiple data transfer word (addr16) $\leftarrow$ (eam) | - | - | - | - | - | - | - | - | - | - |
| MOVM @RLi, @A, \#imm | 3 | *1 | *3 | Multiple data transfer byte $(($ RLi) $) \leftarrow((\mathrm{A}))$ | - | - | - | - | - | - | - | - | - | - |
| MOVM @eam, A, \#imm8 | $3+$ | *2 | *3 | Multiple data transfer byte (eam) $\leftarrow((\mathrm{A}))$ | - | - | - | - | - | - | - | - | - | - |
| MOVM @RLi, addr1 | 5 | *1 | *3 | Multiple data transfer byte $(($ RLi) $) \leftarrow$ (addr16) | - | - | - | - | - | - | - | - | - | - |
| MOVM @eam, addr16, \#imm8 | $5+$ | *2 | *3 | Multiple data transfer byte $($ eam $) \leftarrow$ (addr16) | - | - | - | - | - | - | - | - | - | - |
| MOVMW@RLi, @A, \#imm8 | 3 | *1 | *4 | Multiple data transfer word $(($ RLi) $) \leftarrow((A))$ | - | - | - | - | - | - | - | - | - | - |
| MOVMW@eam, A, \#imm8 | $3+$ | *2 | *4 | Multiple data transfer word (eam) $\leftarrow((\mathrm{A}))$ | - | - | - | - | - | - | - | - | - | - |
| MOVMW@RLi, addr16, \#imm8 | 5 | *1 | *4 | Multiple data transfer word $(($ RLi) $) \leftarrow$ (addr16) | - | - | - | - | - | - | - | - | - | - |
| MOVMW@eam, addr16, \#imm8 | $5+$ | *2 | *4 | Multiple data transfer word (eam) $\leftarrow$ (addr16) | - | - | - | - | - | - | - | - | - | - |
| MOVM bnk: addr16, <br> bnk: addr16, \#imm8*5 | 7 | *1 | *3 | Multiple data transfer byte (bnk: addr16) $\leftarrow$ (bnk: addr16) | - | - | - | - | - | - | - | - | - | - |
| $\begin{aligned} & \text { MOVMWbnk: addr16, } \\ & \text { bnk: addr16, \#imm8*5 } \end{aligned}$ | 7 | *1 | *4 | Multiple data transfer word (bnk: addr16) $\leftarrow$ (bnk: addr16) | - | - | - | - | - | - | - | - | - | - |

*1: 256 when $5+\mathrm{imm} 8 \times 5$, imm8 is 0 .
*2: 256 when $5+\mathrm{imm} 8 \times 5+$ (a), imm8 is 0 .
*3: (Number of transfer cycles) $\times(\mathrm{b}) \times 2$
*4: (Number of transfer cycles) $\times(\mathrm{c}) \times 2$
*5: The bank register specified by bnk is the same as that for the MOVS instruction.

## MB90246A Series

■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :---: | :--- | :---: |
| MB90246APFV | 100-pin Plastic LQFP <br> (FPT-100P-M05) |  |

## MB90246A Series

## PACKAGE DIMENSIONS



## FUJITSU LIMITED

For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: 81(44) 754-3763
Fax: 81(44) 754-3329
http://www.fujitsu.co.jp/
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, USA
Tel: (408) 922-9000
Fax: (408) 922-9179
Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179
http://www.fujitsumicro.com/

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
http://www.fujitsu-ede.com/
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220
http://www.fmap.com.sg/

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    *:FPT-100P-M05

[^1]:    Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode

[^2]:    R/W : Readable and writable

    - : Unused

    X : Indeterminate
    RESV: Reserved bit

[^3]:    R/W : Readable and writable
    R : Read only
    W: Write only
    X : Indeterminate

[^4]:    R/W: Readable and writable

    - : Unused

    RESV : Reserved bit

[^5]:    RW : Readable and writable $\bar{x}$ :Unused
    x : Indeterminate

[^6]:    Product addition control status register (MCSR)

[^7]:    *: Set to 5 when the accumulator is all " 0 ", otherwise set to $5+(R 0)$.

