16-bit Proprietary Microcontroller

F²MC-16F MB90246A Series

MB90246A

■ DESCRIPTION


The MB90246A series is a 16-bit microcontroller optimum to control mechatronics such as a hard disk drive unit.

The instruction set of F²MC-16F CPU core inherits AT architecture of F²MC*-16/16H family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data (32-bit).

The MB90246A series contains a production addition unit as peripheral resources for enabling easy implementation of functions supported by IIR and FIR digital filters. It also supports a wealth of peripheral functions including:

- an 8/10-bit A/D converter having eight channels;
- an 8-bit D/A converter having three channels;
- UART;
- an 8-bit PWM timer having four channels;
- a timer having three plus one channels;
- an input capture (ICU) having two channels; and
- a DTP/external interrupt circuit having four channels.
- *: F2MC stands for FUJITSU Flexible Microcontroller.

■ PACKAGE



■ FEATURES

Clock

Operating clock can be selected from divided-by-2, 4, 8 or 32 of oscillation (at oscillation of 32 MHz, 1 MHz to 16 MHz).

Minimum instruction execution time of 62.5 ns (at machine clock of 16 MHz)

• CPU addressing space of 16 Mbytes

Internal addressing of 24-bit

External accessing can be performed by selecting 8/16-bit bus width (external bus mode)

Instruction set optimized for controller applications

Rich data types (bit, byte, word, long word)

Rich addressing mode (23 types)

High code efficiency

Enhanced precision calculation realized by the 32-bit accumulator

Signed multiplication/division instruction

• Instruction set designed for high level language (C) and multi-task operations

Adoption of system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

Enhanced execution speed

8-byte instruction queue

• Enhanced interrupt function

Priority levels: 8 levels

External interrupt input ports: 4 ports

• Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI2OS)

• Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)

Stop mode (mode in which oscillation is stopped)

Hardware stand-by mode

Gear function

Process

CMOS technology

• I/O port

General-purpose I/O ports (CMOS): 38 General-purpose I/O ports (TTL): 11

General-purpose I/O ports (N-ch open-drain): 8

Total: 57

Timebase timer/watchdog timer: 1 channel

8-bit PWM timer: 4 channels 16-bit re-load timer: 3 channels

• 16-bit I/O timer

16-bit free-run timer: 1 channel Input capture (ICU): 2 channels

• I/O simple serial interface

Clock synchronized transmission can be used.

UART: 1 channel

Clock asynchronized or clock synchronized serial transmission can be selectively used.

• DTP/external interrupt circuit: 4 channels

A module for starting extended intelligent I/O service (EI²OS) and generating an external interrupt triggered by an external input.

(Continued)

- Delayed interrupt generation module
 Generates an interrupt request for switching tasks.
- 8/10-bit A/D converter: 8 channels
 8-bit or 10-bit resolution can be selectively used.
 Starting by an external trigger input.
- 8-bit D/A converter

Resolution: 8 bits × 3 channels

· DSP interface for the IIR filter

Function dedicated to IIR calculation

Up to eight items of results of signed multiplication of 16×16 bits are added.

Execution time of Yk =
$$\frac{N}{n}$$
 bn Yk - n + $\frac{M}{n}$ am Xk - m: 0.625 μ s (When oscillation is 32 MHz and when N = M =3) m = 0

Up to three N and M values can be set at your disposal.

■ PRODUCT LINEUP

	Part number	MB90246A	MB90V246		
Item					
Classification		Mass-produced product	Evaluation product		
ROM size		No	ne		
RAM size		4 $k \times 8$ bits	6 k × 8 bits		
CPU funct	ions	The number of instructions: 412 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 4 bits, 8 bits, 16 bits, 32 bits Minimum execution time: 62.5 ns (at machine clock of 16 MHz) Interrupt processing time: 1.0 µs (at machine clock of 16 MHz, minimum value)			
Ports		General-purpose I/O ports (CMOS output): 38 General-purpose I/O ports (TTL input): 11 General-purpose I/O ports (N-ch open-drain output): 8 Total: 57			
Timebase	timer	18-bit counter Interrupt interval: 0.256 ms, 1.024 ms, 4.096 ms, 16.384 ms (at oscillation of 32 MHz)			
Watchdog	timer	Reset generation interval: 3.58 ms, 14.33 ms, 28.67 ms, 57.34 ms (at oscillation of 32 MHz, minimum value)			
8/16-bit P\	WM timer	Number of channels: 4 Pulse interval: 0.25 μs to 32.77 ms (at oscillation of 32 MHz)			
16-bit re-lo	oad timer	Number of channels: 3 16-bit re-load timer operation Interval: 125 ns to 131 ms (at machine clock of 16 MHz) External event count can be performed.			
16-bit	16-bit free-run timer	Number of channel: 1 Overflow interrupts or intermediate bit interrupts may be generated.			
I/O timer	Input capture (ICU)	Number of channel: 2 Rewriting a register value upon a pin input (rising, falling, or both edges)			
I/O simple	serial interface	Number of channels: 2 Clock synchronized transmission (62.5 kbps to 8 Mbps)			
UART		Clock asynchronized transmission (2404 bps to 500 kbps) Clock synchronized transmission (250 kbps to 2 Mbps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.			
DTP/external interrupt circuit		Number of inputs: 4 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (El ² OS) can be used.			
Delayed in module	terrupt generation	An interrupt generation module for switching tasks used in real-time operating systems.			

(Continued)

Part number	MB90246A	MB90V246	
8/10-bit A/D converter	Conversion precision: 10-bit or 8-bit can be selectively used. Number of inputs: 8 A/D converter One-shot conversion mode (converts selected channel only once Continuous conversion mode (converts selected channel continuou Stop conversion mode (converts selected channel and stop operation re		
8-bit D/A converter	Number of channels: 3 Resolution: 8 bits Based on the R-2R system		
DSP interface for the IIR filter	Function dedicated to IIR calculation Up to 8 items of results of signed multiplication of 16×16 bits are added. N M Execution time of $Yk = \Sigma$ bn $Yk - n + \Sigma$ am $Xk - m$: 0.625 μ s $n = 0$ $m = 0$ (When oscillation is 32 MHz and when $N = M = 3$) Up to three N and M values can be set at your disposal.		
Low-power consumption (stand-by) mode Sleep/stop/hardware stand-by/gear function		stand-by/gear function	
Process	CMOS		
Power supply voltage for operation*	oltage for 4.5 V to 5.5 V		

^{*:} Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") Assurance for the MB90V246 is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V, an operating temperature of 0 to 70 degrees centigrade, and an clock frequency of 1.6 MHz to 32 MHz.

Note: A 64-word RAM for product addition is supported in addition to the above RAMs.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90246A	MB90V246
FPT-100P-M05	0	×
PGA-256C-A02	×	0

○ : Available ×: Not available

Note: For more information about each package, see section "■ Package Dimensions."


■ DIFFERENCES AMONG PRODUCTS

Memory Size

In evaluation with an evaluation chips, note the difference between the evaluation chip and the chip actually used.

The RAM size is 4 Kbytes for the MB90246A, and 6 Kbytes for the MB90V246.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.		Circuit		
LQFP*	Pin name	type	Function	
80	X0	Α	This is a crystal oscillator pin.	
81	X1			
47 to 49	MD0 to MD2	С	This is an input pin for selecting operation modes. Connect directly to Vcc or Vss.	
75	RST	В	This is external reset request signal.	
50	HST	С	This is a hardware stand-by input pin.	
91 to 98	P10 to P17	D	This is a general-purpose I/O port. This function is valid in the 8-bit mode where the external bus is valid.	
	D08 to D15		This is an I/O pin for the upper 8-bit of the external address data bus. This function is valid in the 16-bit mode where the external bus is valid.	
16 to 20, 22 to 24	P40 to P44, P45 to P47	E	This is a general-purpose I/O port. This function becomes valid in the bit where the upper address control register is set to select a port.	
	A16 to A20, A21 to A23		This is an output pin for the upper 8-bit of the external address bus. This function is valid in the mode where the external bus is valid and the upper address control register is set to select an address.	
70	P50	E	This is a general-purpose I/O port. This function becomes valid when the CLK output is disabled.	
	CLK		This is a CLK output pin. This function becomes valid when CLK output is enabled.	
71	P51	D	This is a general-purpose I/O port. This function becomes valid when the external ready function are disabled.	
	RDY		This is a ready input pin. This function becomes valid when the external ready function is enabled.	
72	P52	D	This is a general-purpose I/O port. This function becomes valid when the hold function are disabled.	
	HAK		This is a hold acknowledge output pin. This function becomes valid when the hold function is enabled.	
73	P53	D	This is a general-purpose I/O port. This function becomes valid when the hold function are disabled.	
	HRQ		This is a hold request input pin. This function becomes valid when the hold function is enabled.	
74	P54	E	This is a general-purpose I/O port. This function becomes valid, in the external bus 8-bit mode, or WRH pin output is disabled.	
	WRH		This is a write strobe output pin for the upper 8-bit of the data bus. This function becomes valid when the external bus 16-bit mode is selected, and WRH output pin is enabled.	

*: FPT-100P-M05 (Continued)

Pin no.		Circuit	
LQFP*	Pin name	type	Function
76	P55	Е	This is a general-purpose I/O port. This function becomes valid when WRL/WR pin output is disabled.
	WR		This is a write strobe output pin for the lower 8-bit of data bus.
	WRL		This function becomes valid when WRL/WR pin output is enabled. WRL is used for holding the lower 8-bit for write strobe in 16-bit access operations, while WR is used for holding 8-bit data for write strobe in 8-bit access operations.
77	P56	Е	This pin cannot be used as a general-purpose port.
	RD		This is a read strobe output pin for the data bus. This function is valid in the mode where the external bus is valid.
78,28,27	P57,P73,P72	E	This is a general-purpose I/O port.
36 to 39, 41 to 44	P60 to P63, P64 to P67	G	This is an I/O port of an N-ch open-drain type. When the data register is read by a read instruction other than the modify write instruction with the corresponding bit in ADER set at "0", the pin level is acquired. The value set in the data register is output to the pin as is.
	AN0 to AN3, AN4 to AN7		This is an analog input pin of the 8/10-bit A/D converter. When using this input pin, set the corresponding bit in ADER at "1". Also, set the corresponding bit in the data register at "1".
25	P70	Е	This is a general-purpose I/O port.
	ASR0		This is a data input pin for input capture 0. Because this input is used as required when the input capture 0 is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally.
26	P71	Е	This is a general-purpose I/O port.
	ASR1		This is a data input pin of input capture 1. Because this input is used as required when input capture 1 is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally.
29 to 31	P74 to P76	E	This is a general-purpose I/O port. This function becomes valid when outputs from 16-bit re-load timer 0 – 2 are disabled.
	TIN0 to TIN 2		This is an input pin of 16-bit timer. Because this input is used as required whin 16-bit timer 0 - 2 is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally.
	TOT0 to TOT2		These are output pins for 16-bit re-load timer 0 and 1. This function becomes valid when output from 16-bit re-load timer 0 – 2 are enabled.
51 to 53	P82 to P84	Н	This is a general-purpose I/O port. This function becomes valid when data output from 8-bit D/A converter 0 – 2 are disabled.
	DAO0 to DAO2		This is an output pin of 8-bit D/A converter. This function becomes valid when data output from 8-bit D/A converter 0 – 2 are enabled.

*: FPT-100P-M05 (Continued)

Pin no.	Pin name	Circuit	Function
LQFP*	i iii iidiiic	type	1 dilottoli
54 to 56	P85 to P87	E	This is a general-purpose I/O port. This function becomes valid when output from PWM0 – PWM2 are disabled.
	PWM0 to PWM2		This is an output pin of 8-bit PWM timer. This function becomes valid when output from PWM0 – PWM2 are enabled.
57, 58	P90, P91	F	This is a general-purpose I/O port.
	INTO, INT1		This is a request input pin of the DTP/external interrupt circuit ch.0 and 1. Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally.
59	P92	Е	This is a general-purpose I/O port.
	INT2		This is an input pin of the DTP/external interrupt circuit ch.2. Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such outputs are made intentionally.
	ATG		This is a trigger input pin of the 8/10-bit A/D converter. Because this input is used as requited when the 8/10-bit A/D converter is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally.
60	P93	E	This is a general-purpose I/O port. This function is always valid. This function becomes valid when output from PWM3 is disabled.
	INT3		This is a request input of the DTP/external interrupt circuit ch. 3. Because this input is used as required when the DTP/external interrupt circuit is performing input operations, and it is necessary to stop outputs from other functions unless such output are made intentionally.
	PWM3		This is an output pin of 8-bit PWM timer. This function becomes valid when output from PWM3 is enabled.
61	P94	E	This is a general-purpose I/O port. This function becomes valid when serial data output from UART is disabled.
	SID0		This is a serial data I/O pin of UART. This function becomes valid when serial data output from UART is enabled. Because this input is used as required when UART is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally.

*: FPT-100P-M05 (Continued)


Pin no.		Circuit	
LQFP*	Pin name	type	Function
62	P95	E	This is a general-purpose I/O port. This function becomes valid when data output from UART is disabled.
	SOD0		This is a data output pin of UART. This function becomes valid when data output from UART is enabled.
63	P96	E	This is a general-purpose I/O port. This function becomes valid when clock output from UART is disabled.
	SCK0		This is a clock I/O pin of UART. This function becomes valid when clock output from UART is enabled. Because this input is used as required when UART is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally.
1 to 6, 100, 99	A02 to A07, A01, A00	E	This is an output pin for the lower 8-bit of the external address bus.
7, 8, 10 to 15	A08, A09, A10 to A15	E	This is an output pin for the middle 8-bit of the external address bus. This function is valid in the mode where the external bus is valid and the middle address control refister is set to select an address.
64	PA0	E	This is a general-purpose I/O port.
	SID1		This is a data input pin of I/O simple serial interface 1. Because this input is used as required when I/O simple serial interface 1 is performing input operations, and it is necessarey to stop outputs by other functions unless such outputs are made intentionally.
65	PA1	E	This is a general-purpose I/O port. This function becomes valid when data output from I/O simple serial interface 1 is disabled.
	SOD1		This is a data output pin of I/O simple serial interface 1. This function becomes valid when data output from I/O simple serial interface 1 is enabled.
66	PA2	E	This is a general-purpose I/O port. This function becomes valid when clock output from I/O simple serial interface 1 is disabled.
	SCK1		This is a clock output pin of I/O simple serial interface 1. This function becomes valid when clock output from I/O simple serial interface 1 is enabled.


^{*:} FPT-100P-M05 (Continued)

Pin no.	Pin name	Circuit	Function
LQFP*	Finitialite	type	Function
67	PA3	Е	This is a general-purpose I/O port.
	SID2		This is a data input pin of I/O simple serial interface 2. Because this input is used as required when is performing input operations, and it is I/O simple serial interface 2 necessarey to stop outputs by other functions unless such outputs are made intentionally.
68	PA4	E	This is a general-purpose I/O port. This function becomes valid when data output from I/O simple serial interface 2 is disabled.
	SOD2		This is a data output pin of I/O simple serial interface 2. This function becomes valid when data output from I/O simple serial interface 2 is enabled.
69	PA5	E	This is a general-purpose I/O port. This function becomes valid when clock output from I/O simple serial interface 2 is disabled.
	SCK2		This is clock output pin of I/O simple serial interface 2. This function becomes valid when clock output from I/O simple serial interface 2 is enabled.
83 to 90	D00 to D07	D	This is an I/O pin for the lower 8-bit of the external data bus.
21, 82	Vcc	Power supply	This is power supply to the digital circuit.
9, 40, 79	Vss	Power supply	This is a ground level of the digital circuit.
32	AVcc	Power supply	This is power supply to the analog circuit. Make sure to turn on/turn off this power supply with a voltage exceeding AVcc applied to Vcc.
33	AVRH	Power supply	This is a reference voltage input to the A/D converter. Make sure to turn on/turn off this power supply with a voltage exceeding AVRH applied to AVcc.
34	AVRL	Power supply	This is a reference voltage input to the A/D converter.
35	AVss	Power supply	This is a ground level of the analog circuit.
45	DVRH	Power supply	This is an external reference power supply pin for the D/A converter.
46	DVRL	Power supply	This is an external reference power supply pin for the D/A converter.

^{*:} FPT-100P-M05

■ I/O CIRCUIT TYPE





■ HANDLING DEVICES

1. Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up)

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.


In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH) and analog input voltages not exceed the digital voltage (Vcc).

2. Connection of Unused Pins

Leaving unused pins open may result in abnormal operations. Clamp the pin level by connecting it to a pull-up or a pull-down resistor.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



4. Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level and abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pin near the device.

5. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

6. Turning-on Sequence of Power Supply to A/D Converter, D/A Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL), D/A converter power supply and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage not exceed AVRH or AVcc (turning on/off the analog and digital supplies simultaneously is acceptable).

7. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

8. "MOV @AL, AH", "MOVW @AL, AH" Instructions

When the above instruction is performed to I/O space, an unnecessary writing operation may be performed (#FF, #FFFF) in the internal bus.

Use the compiler function for inserting an NOP instruction before the above instructions to avoid the writing operation.

Accessing RAM space with the above instruction does not cause any problem.

9. Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.


10.External Reset Input

To reset the internal securely, "L" level input to the RST pin must be at least 5 machine cycle.


11.HST Pin

Make sure $\overline{\text{HST}}$ pin is set to "H" level when turn on the power supply. Also make sure $\overline{\text{HST}}$ pin is never set to "L" level, when $\overline{\text{RST}}$ pin is set to "L" level.


12.CLK Pin



■ BLOCK DIAGRAM




MEMORY MAP




The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".

■ F²MC-16F CPU PROGRAMMING MODEL


(1) Dedicated Registers



(2) General-purpose Registers



(3) Processor Status (PS)



■ I/O MAP

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value					
000000н		(System reservation area)*1								
000001н	PDR1	PDR1 Port 1 data register		Port 1	XXXXXXXX					
000002н										
000003н		(System reservation area)*1								
000004н	PDR4	Port 4 data register	R/W!	Port 4	XXXXXXXX					
000005н	PDR5	Port 5 data register	R/W!	Port 5	XXXXXXXX					
000006н	PDR6	Port 6 data register	R/W!	Port 6	11111111в					
000007н	PDR7	Port 7 data register	R/W!	Port 7	-XXXXXXX в					
000008н	PDR8	Port 8 data register	R/W!	Port 8	X X X X X X — — B					
000009н	PDR9	Port 9 data register	R/W!	Port 9	-XXXXXXX в					
00000Ан	PDRA	Port A data register	R/W!	Port A	XXXXXXB					
00000Вн to 00000Fн		(Vacancy)								
000010н		(System reser	vation area)*1						
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000в					
000012н		(System reser	vation area	\ *1						
000013н		(Oyotem reser	valion area	,						
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000в					
000015н	DDR5	Port 5 direction register	R/W	Port 5	00000000в					
000016н	ADER	Analog input enable register	R/W	Port 6, 8/10-bit A/D converter	11111111в					
000017н	DDR7	Port 7 direction register	R/W	Port 7	-0000000в					
000018н	DDR8	Port 8 direction register	R/W	Port 8	000000в					
000019н	DDR9	Port 9 direction register	R/W	Port 9	- X X X X X X X в					
00001Ан	DDRA	Port A direction register	R/W	Port A	 000000в					
00001Вн to 00001Fн	(Vacancy)									
000020н	SCR1	Serial control status register 1	R/W		10000000в					
000021н	SSR1	Serial status register 1	R	I/O simple serial	1 в					
000022н	SDR1L	Serial data register 1 (L)	R/W	interface 1	XXXXXXXX					
000023н	SDR1H	Serial data register 1 (H)	R/W		XXXXXXXX					

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value	
000024н	SCR2	Serial control status register 2	R/W		10000000	
000025н	SSR2	Serial status register 2	R	I/O simple serial	1 в	
000026н	SDR2L	Serial data register 2 (L)	R/W	interface 2	XXXXXXXX	
000027н	SDR2H	Serial data register 2 (H)	R/W	1	XXXXXXXX	
000028н	UMC	Mode control register	R/W		00000100в	
000029н	USR	Status register	R/W	1	00010000в	
00002Ан	UIDR/ UODR	Input data register/ output data register	R/W	UART	XXXXXXX	
00002Вн	URD	Rate and data register	R/W	1	00000000	
00002Сн	PWMC3	PWM3 operating mode control register	R/W	8-bit PWM timer 3	00000ХХ1в	
00002Dн		(Vaca	ncy)			
00002Ен	PRLL3	PWM3 re-road register (L)	R/W	8-bit PWM	XXXXXXXX	
00002Fн	PRLH3	PWM3 re-road register (H)	R/W	timer 3	XXXXXXXX	
000030н	ENIR	DTP/interrupt enable register	R/W		 0000в	
000031н	EIRR	DTP/interrupt factor register	R/W	DTP/external interrupt circuit	 0000в	
000032н	ELVR	Request level setting register	R/W		00000000	
000033н		(Vaca	ncy)	•		
000034н	PWMC0	PWM0 operating mode control register	R/W	8-bit PWM timer 0	00000ХХ1в	
000035н		(Vaca	ncy)	•		
000036н	PRLL0	PWM0 re-road register (L)	R/W	8-bit PWM	XXXXXXXX	
000037н	PRLH0	PWM0 re-road register (H)	R/W	timer 0	XXXXXXXX	
000038н	PWMC1	PWM1 operating mode control register	R/W	8-bit PWM timer 1	00000ХХ1в	
000039н		(Vaca	ncy)			
00003Ан	PRLL1	PWM1 re-road register (L)	R/W	8-bit PWM	XXXXXXXX	
00003Вн	PRLH1	PWM1 re-road register (H)	R/W	timer 1	XXXXXXXX	
00003Сн	PWMC2	PWM2 operating mode control register	R/W	8-bit PWM timer 2	00000ХХ1в	
00003Dн	(Vacancy)					
00003Ен	PRLL2	PWM2 re-road register (L)	R/W	8-bit PWM	XXXXXXXX	
00003Fн	PRLH2	PWM2 re-road register (H)	R/W	timer 2	XXXXXXXX	
000040н	TMCSR0	Timer control status register 0 lower digits	R/W	16-bit re-load	0 0 0 0 0 0 0 0 в	
000041н	TIVICSKU	Timer control status register 0 upper digits	R/W	timer 0	0 0 0 0 в	

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000042н	TMR0	16 bit timer register 0	R		XXXXXXXXB
000043н	TIVIKU	16-bit timer register 0	K	16-bit re-load	XXXXXXXX
000044н	TMRLR0	TMDI DO 40 hit se leed serietes 0 DA	R/W	timer 0	XXXXXXXX
000045н	IWRLRU	16-bit re-load register 0	R/VV		XXXXXXXX
000046н		()/000	n o. ()		1
000047н		(Vaca	ancy)		
000048н	TMCSR1	Timer control status register 1 lower digits	R/W		00000000
000049н	TWCSKT	Timer control status register 1 upper digits	R/W	16-bit re-load	0000 В
00004Ан	TMR1	16-bit timer register 1	R	timer 1	XXXXXXXX
00004Вн	TIVIKI	ro-bit timer register i	K		XXXXXXXX
00004Сн	TMRLR1	16-bit re-load register 1	R/W		XXXXXXXX
00004Dн	IIVIKLKI	ro-bit re-load register 1	R/VV		XXXXXXXX
00004Ен		(Vaca	nov)	-	
00004Fн		(Vaca	aricy)		
000050н	TMCSR2	Timer control status register 2 lower digits	R/W	16-bit re-load	0 0 0 0 0 0 0 0 в
000051н	TWCSR2	Timer control status register 2 upper digits	R/W		1111 _в
000052н	TMR2	16-bit timer register 2	R	timer 2	XXXXXXXX
000053н	TIVITE	ro-bit timer register 2	K		XXXXXXXX
000054н	TMRLR2	16 bit to load register 2	R/W		XXXXXXXX
000055н	TIVIIXLIXZ	16-bit re-load register 2	17/ / /		XXXXXXXX
000056н to 000059н		(Vaca	ancy)		
00005Ан	DADR0	D/A data register 0	R/W	8-bit D/A	XXXXXXXX
00005Вн	DACR0	D/A control register 0	R/W	converter 0	B
00005Сн	DADR1	D/A data register 1	R/W	8-bit D/A	XXXXXXXX
00005Дн	DACR1	D/A control register 1	R/W	converter 1	B
00005Ен	DADR2	D/A data register 2	R/W	8-bit D/A	XXXXXXXX
00005Fн	DACR2	D/A control register 2	R/W	converter 2	0 в
000060н	IPCP0	Input capture register 0	D	16-bit I/O timer	XXXXXXXX
000061н	IFCFU	Input capture register 0	R		XXXXXXXX
000062н	IPCP1	Input conture register 4	D	(input	XXXXXXXX
000063н	IPOPT	Input capture register 1	ĸ	R capture 0, 1)	XXXXXXXX
000064н	ICS0	Input capture control register	R/W		00000000

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value		
000065н to 00006Вн	(Vacancy)						
00006Сн	TODT	Time and the second state of	D AA	16-bit I/O timer	00000000в		
00006Dн	TCDT	Timer data register	R/W	(16-bit free-run	00000000		
00006Ен	TCCS	Timer control status register	R/W	timer)	00000000		
00006Fн		(Vacar	ncy)	1			
000070н	ADCSL	A/D control status register lower digits	R/W		000-0000в		
000071н	ADCSH	A/D control status register upper digits	R/W		- 0 0 0 0 0 в		
000072н	ADCT	Conversion time setting register	R/W		XXXXXXXXB		
000073н	71501	Conversion time county regions	1000		XXXXXXXX		
000074н	ADTL0	A/D data register 0	R	8/10-bit A/D	XXXXXXXX		
000075н	ADTH0	A/D data register 0	R	converter	* * в		
000076н	ADTL1	A/D data register 1	R		XXXXXXXX		
000077н	ADTH1		R		* * в		
000078н	ADTL2	A/D data register 2	R		XXXXXXX		
000079н	ADTH2	AD data register 2	R		* * в		
00007Ан	ADTL3	A/D data register 3	R		XXXXXXXX		
00007Вн	ADTH3	AVD data register 3	R		* * в		
00007Сн to 00007Fн		(Vacar	ncy)				
000080н	MCSR	Product addition control status register lower digits	R/W		ХХХОХХХО в		
000081н	WCSK	Product addition control status register digits	R/W		-XXXXXXX в		
000082н	MCCRL	Product addition continuation control register lower digits	R/W		0 0 0 0 0 0 0 0 в		
000083н	MCCRH	Product addition continuation control register upper digits	R/W	DSP interface for the IIR filter	 0 0 в		
000084н	MDOBI		D		XXXXXXXX		
000085н	MDORL		R		XXXXXXXX		
000086н	MDORM	Production addition output register	R	†	XXXXXXXX		
000087н	MDODLI		D	Ť	XXXXXXXX		
000088н	MDORH		R		XXXXXXXX		

Address	Abbreviated register name	Register name	Read/ Resource name		Initial value	
000089н to 00008Fн		(Vaca	ncy)			
000090н to 00009Ен		(System reserv	ation area)*1		
00009Fн	DIRR	Delayed interrupt factor generation/ cancellation register	R/W	Delayed interrupt generation module	Ов	
0000А0н	STBYC	Standby control register	R/W	Low-power consumption (stand-by) mode	0001ХХХХв	
0000A1н to 0000A3н		(System reserv	ation area)*1		
0000А4н	HACR	Upper address control register	W	Estamal buo nia	*2	
0000А5н	EPCR	External pin control register	W	External bus pin	*2	
0000А8н	WDTC	Watchdog timer control register	R/W	Watchdog timer	XXXXXXXX	
0000А9н	TBTC	Timebase timer control register	R/W	Timebase timer	-XX00100 _в	
0000В0н	ICR00	Interrupt control register 00	R/W		00000111в	
0000В1н	ICR01	Interrupt control register 01	R/W		00000111в	
0000В2н	ICR02	Interrupt control register 02	R/W		00000111в	
0000ВЗн	ICR03	Interrupt control register 03	R/W		00000111в	
0000В4н	ICR04	Interrupt control register 04	R/W		00000111в	
0000В5н	ICR05	Interrupt control register 05	R/W		00000111в	
0000В6н	ICR06	Interrupt control register 06	R/W		00000111в	
0000В7н	ICR07	Interrupt control register 07	R/W	Interrupt	00000111в	
0000В8н	ICR08	Interrupt control register 08	R/W	controller	00000111в	
0000В9н	ICR09	Interrupt control register 09	R/W		00000111в	
0000ВАн	ICR10	Interrupt control register 10	R/W		00000111в	
0000ВВн	ICR11	Interrupt control register 11	R/W		00000111в	
0000ВСн	ICR12	Interrupt control register 12	R/W		00000111в	
0000ВDн	ICR13	Interrupt control register 13	R/W		00000111в	
0000ВЕн	ICR14	Interrupt control register 14	R/W		00000111в	
0000ВFн	ICR15	Interrupt control register 15	R/W		00000111в	
0000С0н		/F.,,,,,,,,,,,	oroo*3			
to 0000FFн		(External	aita) °			

Descriptions for read/write

R/W: Readable and writable

R: Read only W: Write only

R/W!: Bits for reading operation only or writing operation only are included. Refer to the register lists for specific resource for detailed information.

Descriptions for initial value

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- X: The initial value of this bit is indeterminate.
- : This bit is not used. The initial value is indeterminate.
- * : The storage type varies with the value of the ADCSH CREG bit.
- *1: Access prohibited.
- *2: The initial value varies with bus mode.
- *3: This area is the only external access area having an address of 0000FF_H or lower. Access to any of the addresses specified as reserved areas in the table is handled as if an internal area were accessed. A signal for accessing an external bus is not generated.
- *4: When a register described as R/W! or W in the read/write column is accessed by a bit setting instruction or other read modify write instructions, the bit pointed to by the instruction becomes a set value. If a bit is writable by other bits, however, malfunction occurs. You must not, therefore, access that register using these instructions.

Note: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Intonumet accuracy	El ² OS	I ² OS Interrupt vector			Interrupt co	Driority*2	
Interrupt source	support	Number		Address	ICR	Address	Priority*2
Reset	×	# 08	08н	FFFFDCH	_	_	High
INT9 instruction	×	# 09	09н	FFFFD8 _H		_	A
Exception	×	# 10	0Ан	FFFFD4 _H	_	_	
DTP/external interrupt circuit Channel 0	0	# 11	0Вн	FFFFD0 _H	ICR00	0000В0н	
DTP/external interrupt circuit Channel 1	0	# 13	0Дн	FFFFC8 _H	ICR01	0000В1н	
Input capture (ICU) Channel 0	0	# 15	0Гн	FFFFC0 _H	ICR02	0000В2н	
Input capture (ICU) Channel 1	\triangle	# 17	11н	FFFFB8 _H			
I/O simple serial interface Channel 2	\triangle	# 18	12н	FFFFB4 _H	ICR03	0000ВЗн	
DTP/external interrupt circuit Channel 2	0	# 19	13н	FFFFB0 _H	ICR04	0000В4н	
DTP/external interrupt circuit Channel 3	0	# 21	15н	FFFFA8 _H	ICR05	0000В5н	
16-bit free-run timer Overflow	0	# 23	17н	FFFFA0 _H	ICR06	0000В6н	
Timebase timer Interval interrupt	0	# 25	19н	FFFF98⊦	ICR07	0000В7н	
16-bit re-load timer Channel 0	0	# 27	1Вн	FFFF90 _H	ICR08*1	0000В8н	
8-bit PWM timer Channel 0	×	# 28	1Сн	FFFF8C _H	- ICRU8"	ООООБОН	
16-bit re-load timer Channel 1	0	# 29	1Dн	FFFF88 _H	ICD00*1	0000В9н	
8-bit PWM timer Channel 1	×	# 30	1Ен	FFFF84 _H	- ICR09*1		
16-bit re-load timer Channel 2	0	# 31	1Fн	FFFF80 _H	ICR10*1	0000ВАн	
8-bit PWM timer Channel 2	×	# 32	20н	FFFF7C _H	ICKIU	UUUUDAH	
8/10-bit A/D converter measurement complete	0	# 33	21н	FFFF78 _H	ICR11*1	0000ВВн	
8-bit PWM timer Channel 3	×	# 34	22н	FFFF74 _H			
I/O simple serial interface Channel 1	0	# 35	23н	FFFF70 _H	ICR12	0000ВСн	
UART transmission complete	0	# 37	25н	FFFF68 _H	ICR13	0000ВДн	
UART reception complete	0	# 39	27н	FFFF60 _H	ICR14	0000ВЕн	
Delayed interrupt generation module	×	# 42	2Ан	FFFF54 _H	ICR15	0000ВFн	
Stack fault	×	# 255	FFн	FFFC00 _H	_	_	Low

○ : Can be used

 $\,\times\,$: Can not be used

○ : Can be used. With Extended intelligent I/O service (EI²OS) stop function at abnormal operation.

 $\triangle\,$: Can be used if interrupt request using ICR are not commonly used.

- *1: Interrupt levels for peripherals that commonly use the ICR register are in the same level.
 - When the extended intelligent I/O service (EI²OS) is specified in a peripheral device commonly using the ICR register, only one of the functions can be used.
 - When the extended intelligent I/O service (El²OS) is specified for one of the peripheral functions, interrupts can not be used on the other function.
- *2: The level shows priority of same level of interrupt invoked simultaneously.

■ PERIPHERALS

1. I/O Port

(1) Input/output Port

Ports 1, 4, 5, 7 to 9, A are general-purpose I/O ports having a combined function as an external bus pin and a resource input. The input output ports function as general-purpose I/O port only in the single-chip mode. In the external bus mode, the ports are configured as external bus pins, and part of pins for port 4 can be configured as general-purpose I/O port by setting the bus control signal select register (ECSR).

· Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1". Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.

The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

Note: When a read-modify-write type instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.


Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to "0".

When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.

When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.

Reading the PDR register reads out the pin level ("0" or "1").



(2) N-ch Open-drain Port

Port 6 is general-purpose I/O port having a combined function as resource input/output. Each pin can be switched between resource and port bitwise.

· Operation as output port

When a data is written into the PDR register, the data is latched to the output latch of PDR. When the output latch value is set to "0", the output transistor is turned on and the pin status is put into an "L" level output, while writing "1" turns off the transistor and put the pin in a high-impedance status.

If the output pin is pulled-up, setting output latch value to "1" puts the pin in the pull-up status.


Reading the PDR register returns the pin value (same as the output latch value in the PDR).

Note: Execution of a read-modify-write instruction (e.g. bit set instruction) reads out the output latch value rather than the pin value, leaving output latch that is not manipulated unchanged.

· Operation as input port


Setting corresponding bit of the PDR register to "1" turns off the output transistor and the pin is put into a high-impedance status.

Reading the PDR register returns the pin value ("0" or "1").



(3) Register Configuration

Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10) bit 9	bit 8	bit 7	 	····bit 0	Port 1 data register	
000001н	P17	P16	P15	P14	P13	P12	P11	P10			tion area)	Port 1 data register (PDR1)	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Address	bit 15···		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
000004н	(PDR5)			P47	P46 P45		P44 P43	P42	P41 P40	Port 4 data register (PDR4)			
	~			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10) bit 9	bit 8	bit 7·		····bit 0		
000005н	P57	P56	P55	P54	P53	P52	P51	P50		(PDR4)	Port 5 data register (PDR5)	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Address	bit 15···		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
000006н	(PDR7)			P67	P66	P65	P64	P63	P62	P61 P60	P60	Port 6 data register (PDR6)	
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10) bit 9	bit 8	bit 7·		····bit 0		
000007н	_	P76	P75	P74	P73	P72	P71	P70		(PDR6) :	Port 7 data register (PDR7)	
		R/W	R/W	R/W	R/W	R/W	R/W	R/W				, ,	
Address	bit 15···			bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
н800000	((PDR9)		P87 P86		P85 P84		P83 F	P82	P82 —		Port 8 data register (PDR8)	
	·			R/W	R/W	R/W	R/W	R/W	R/W	_	_	(. 2.10)	
Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10) bit 9	bit 8	bit 7·		····bit 0		
000009н	_	P96	P95	P94	P93	P92	P91	P90		(PDR8		Port 9 data register (PDR9)	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				,	
Address	bit 15···		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
00000Ан		acancy)		_	_	PA5	PA4	PA3	PA2	PA1	PA0	Port A data register (PDRA)	
	·		L			R/W	R/W	R/W	R/W	R/W	R/W	(FDRA)	
۸ ddraaa	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10) bit 9	bit 8			····bit 0		
Address 000011 _H	P17	P16	P15	P14	P13	P12	P11	P10	1		ition area)	Port 1 direction register (DDR1)	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				(==:::)	
Address	bit 15···		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
000014н	(DDR5)		P47	P46	P45	P44	P43	P42	P41	P40	Port 4 direction register (DDR4)	
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	(551(4)	
Address	bit 15	bit 14	bit 13	bit 12	bit 1	1 bit 10) bit 9	bit 8	bit 7·		····bit 0		
000015н	P57	P56	P55	P54	P53	P52	P51	P50	<u> </u>	(DDR4)	Port 5 direction register (DDR5)	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	⊥		i	(55110)	
Address	bit 15···		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0		
000016н	1	 DDR7)		P67	P66	P65	P64	P63	P62	P61	P60	Analog input enable regis (ADER)	
	``	·······	L	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	(ADEN)	




2. Timebase Timer


The timebase timer is a 18-bit free-run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of 2¹³/HCLK, 2¹⁵/HCLK, 2¹⁷/HCLK, and 2¹⁹/HCLK.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.

(1) Register Configuration




(2) Block Diagram




3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register Configuration



(2) Block Diagram



4. 8-bit PWM Timer


The 8-bit PWM timer is a re-load timer module that can generate a pulse wave with any period/duty ratio. It uses pulse output control according to timer operation for PWM (Pulse Width Modulation) output.

An appropriate external circuit allows the 8-bit PWM timer to operate as a D/A converter.


The 8-bit PWM timer module consists of two 8-bit re-load registers used to specify "H" width and "L" width and of a down counter that is loaded alternately with those values and counts down.

- A pulse waveform with any period and duty ratio is generated.
- An output pulse's duty ratio of 0.4 to 99.6 percent can be set.
- An appropriate external circuit allows this PWM timer to operate as a D/A converter.
- An interrupt request can be generated by counter underflow.
- The count clock can be selected from two types of timebase timer output.

(1) Register Configuration



(2) Block Diagram



5. 16-bit Re-load Timer

The 16-bit re-load timer has an internal clock mode for counting down in synchronization to three types of internal clocks and an event count mode for counting down detecting a given edge of the pulse input to the external bus pin, and either of the two functions can be selectively used.


For this timer, an "underflow" is defined as the timing of transition from the counter value of "0000_H" to "FFFF_H". According to this definition, an underflow occurs after [re-load register setting value + 1] counts.


In operating the counter, the re-load mode for repeating counting operation after re-loading a counter value after an underflow or the one-shot mode for stopping the counting operation after an underflow can be selectively used.

Because the timer can generate an interrupt upon an underflow, the timer conforms to the extended intelligent I/O service (EI²OS).

The MB90246A series has 3 channels of 16-bit re-load timers.

(1) Register Configuration





6. 16-bit I/O Timer


The 16-bit I/O timer module consists of one 16-bit free-run timer, two input capture (ICU) circuits, and four output comparators.

This complex module allows two independent waveforms to be output on the basis of the 16-bit free-run timer. Input pulse width and external clock periods can, therfore, be measured.

The 16-bit I/O timer consists of:

- a 16-bit free-run timer; and
- two input captures (ICU).

• Block diagram




(1) 16-bit Free-run Timer


The 16-bit free-run timer consists of a 16-bit up counter, a prescaler, and a control register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU).

- A counter operation clock can be selected from four internal clocks.
- An interrupt request can be issued to the CPU by counter overflow.
- The extended intelligent I/O service (EI2OS) can be activated.
- The 16-bit free-run timer counter is cleared to "0000H" by a reset or by clearing the timer (TCCS: CLK = 0).

· Register configuration



• Block diagram




(2) Input Capture (ICU)


The input capture (ICU) consists of a capture register corresponding to two 16-bit external input pins, a control register, and an edge detector. Upon input of a trigger edge through an external input pin, the counter value of the 16-bit free-run timer is stored into the input capture register, and an interrupt request can be generated concurrently.

- A capture interrupt can be generated independently for each capture unit.
- The extended intelligent I/O service (EI2OS) can be activated.
- A trigger edge direction can be selected from rising/falling/both edges.
- Since two input capture units can be operated independent of each other, up to two events can be measured independently.
- The input capture function is suited for measurements of intervals (frequencies) and pulse-widths.

· Register configuration



· Block diagram





7. Simple I/O Serial Interface

The 8/16-bit simple I/O serial interface transfers data synchronously with a clock.

- Communications direction: Concurrent processing of transmission (Whether data is to be sent or received must be judged by the user.)
- Transfer mode: Clock synchronization function (Only data are transferred.)
- Transfer rate: DC to φ/2 (φ: Machine clock. Frequencies of up to 8 MHz are available when the machine clock is rated at 16 MHz.)
- Shift clock: A machine clock division clock is used as the shift clock. (One of four division ratios can be selected.). A shift clock is output only during data transfer.
- Data transfer format: MSB first can be selected. 8 or 16 bits can be selected as data length. Only data are transferred.
- Interrupt request: An interrupt request is issued upon termination of transfer.
- Inter-CPU connection: Only 1:1 (bidirectional communication)

(1) Register Configuration





8. UART

UARTO is a general-purpose serial data communication interface for performing synchronous or asynchronous communication (start-stop synchronization system). In addition to the normal duplex communication function (normal mode), UART0 has a master-slave type communication function (multi-processor mode).

- Data buffer: Full-duplex double buffer
- Transfer mode:Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

• Baud rate: With dedicated baud rate generator, selectable from 12 types

External clock input possible

Internal clock (A clock supplied from 16-bit re-load timer 2 can be used.)

- Data length: 7 bit to 9 bit selective (with a parity bit)
 - 6 bit to 8 bit selective (without a parity bit)
- · Signal format: NRZ (Non Return to Zero) system
- · Reception error detection: Framing error

Overrun error

Parity error (not available in multi-processor mode)


• Interrupt request: Receive interrupt (receive complete, receive error detection)

Receive interrupt (transmit complete)

Transmit/receive conforms to extended intelligent I/O service (El²OS)

· Master/slave type communication function: 1 (master) to n (slave) communication possible (multi-processor mode)


(1) Register ConfigStatus register (US)												
Address	•	hit 1.1	h:+ 10	bit 10	bit 11	h:+ 10	b:+ 0	h:+ 0	h:+ 7		hit O	Initial value
		bit 14	bit 13	bit 12		bit 10	bit 9		—	(11140)		
000029н		OREF		TDRE		BCH				(UMC)		00010000в
. Mada santral rasia	R	R \	R	R	R/W	R/W	R	R				
 Mode control regis 												
Address	bit 15····		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000028н	(USR)		PEN	SBL	MC1	MC0	SMDE	RFC	SCKE	SOE	00000100в
• Data and data ragi	otor /LIDE	2)		R/W	R/W	R/W	R/W	R/W	W	R/W	R/W	
Rate and data regi	•	,										
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7··		· · · bit 0	Initial value
00002Вн	ВСН	RC3	RC2	RC1	RC0	BCH	0 P	D8	(UIDR/UO	DR)	00000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
 Input data register 	(UIDR)											
Address	bit 15····	·bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00002Ан	(URE	D)	D8	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
			R	R	R	R	R	R	R	R	R	
Output data register	er (UODR	.)										
Address	bit 15····	·bit 9	bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00002Ан	(URE	0)	D8	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
	1		W	W	W	W	W	W	W	W	W	
R/W : Readable and writable R : Read only W : Write only X : Indeterminate												




9. DTP/External Interrupt Circuit

The DTP (Data Transfer Peripheral)/external interrupt circuit is located between peripheral equipment connected externally and the F²MC-16F CPU and transmit interrupt requests or data transfer requests generated by peripheral equipment to the CPU, generates external interrupt request and starts the extended intelligent I/O service (El²OS).

(1) Register Configuration







10. Delayed Interrupt Generation Module

The delayed interrupt generation module generates interrupts for switching tasks for development on a real-time operating system (REALOS series). The module can be used to generate softwarewise generates hardware interrupt requests to the CPU and cancel the interrupts.

This module does not conform to the extended intelligent I/O service (El²OS).

(1) Register Configuration





11. 8/10-bit A/D Converter


The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.


- Minimum conversion time: 6.13 µs (at machine clock of 16 MHz, including sampling time)
- Minimum sampling time: 3.75 μs (at machine clock of 16 MHz)
- Conversion time: The sampling time can be set arbitrarily.
 - Serial to parallel converter with a sample hold circuit
- · Conversion method
- Resolution: 10-bit or 8-bit selective
- Analog input pins: Selectable from eight channels by software

Single conversion mode: Single conversion for the specified channel Scan conversion mode: Scan conversions for maximum of four channel

- Interrupt requests can be generated and the extended intelligent I/O service (EI2OS) can be started after the end of A/D conversion.
- Starting factors for conversion: Selected from software activation, 16-bit re-load timer 1 output (rising edge), and external trigger (falling edge).
- A data buffer that covers four channels is supported. The results of conversion are stored into the data buffer.

(1) Register Configuration







12. 8-bit D/A Converter

The 8-bit D/A converter, which is based on the R-2R system, supports 8-bit resolution mode. It contains two channels each of which can be controlled in terms of output by the D/A control register.

(1) Register Configuration



(2) Block Diagram



Note: The 8-bit D/A converter supports channels 0 to 2. A value enclosed by < and > is for channels 1 and 2.


13. DSP Interface for the IIR Filter


The DSP interface for the IIR filter is a unit which covers product addition ($\Sigma Bi \times Yj + \Sigma Am \times Xn$) by hardware. This interface allows IIR filter calculation to be performed readily and in a high speed.

The DSP interface for the IIR filter has the following features.

- Coefficients A and B, and variables X and Y have 16-bit length, and four banks are supported.
- (1 to 4) + (1 to 4) product terms can be selected.
- Data can be rounded and clipped in units of 10 or 12 bits.
- With two or more concatenated banks used, the results of an operation can be transferred to the subsequent bank register.
- Operation time: $((M + N + 1) \times B + 1)/\phi \mu s(M, N = number of product terms, B = number of banks, <math>\phi$: machine clock)

(1) Register Configuration





14. Low-power Consumption (Stand-by) Mode

The F²MC-16F has the following CPU operating mode configured by selection of an clock operation control.

Stand-by mode

The hardware stand-by mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit, and stopping oscillation clock (stop mode, hardware standby mode).

Gear function contributes to the low-power dissipation by providing options of divide-by-2, 4, or 16 external clock frequencies, whichiare usually derived from non-divided frequencies.


(1) Register Configuration

• Standby control register (STBYC)

Address bit 15 · · · · · · bit 8 bit 7 bit 6 bit 3 bit 5 bit 4 bit 2 bit 1 bit 0 Initial value 0000А0н STP SLP SPL RST OSC1 OSC0 CLK1 CLK0 0001XXXXв (Vacancy) W W R/W R/W R/W R/W R/W R/W

R/W: Readable and writable

W: Write only X: Indeterminate



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Paramatar	Cumbal	Va	lue	l lm:4	Domeste
Parameter	Symbol	Min.	Max.	- Unit	Remarks
	Vcc	Vss-0.3	Vss + 7.0	V	
	AVcc	Vss-0.3	Vss + 7.0	V	*1
Power supply voltage	AVRH, AVRL	Vss-0.3	Vss + 7.0	V	*1
	DVRH, DVRL	Vss-0.3	Vss + 7.0	V	*1
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	*2
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	*2
"L" level maximum output current	loL		10	mA	*3
"L" level average output current	lolav		4	mA	*4
"L" level total average output current	Σ lolav	_	50	mA	*5
"H" level maximum output current	Іон	_	-10	mA	*3
"H" level average output current	Іонаv	_	-4	mA	*4
"H" level total average output current	ΣΙομαν	_	-48	mA	*5
Power consumption	PD	_	600	mW	
Operating temperature	TA	-30	+70	°C	
Storage temperature	Tstg	– 55	+150	°C	

^{*1:} AVcc, AVRH, AVRL, DVRH and DVRL shall never exceed Vcc. DVRL shall never exceed DVRH. AVRL shall never exceed AVRH.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V₁ and V₀ shall never exceed V_{CC} + 0.3 V.

^{*3:} The maximum output current is a peak value for a corresponding pin.

^{*4:} Average output current is an average current value observed for a 100 ms period for a corresponding pin.

^{*5:} Total average current is an average current value observed for a 100 ms period for all corresponding pins.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Syllibol	Min.	Max.	Unit	Remarks
	Vcc	4.5	5.5	V	Normal operation
Power supply voltage	Vcc	2.0	5.5	V	Retains RAM data at the time of operation stop
Operating temperature	TA	-30	+70	°C	External bus mode

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(AVcc = Vcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V, TA = -30°C to +70°C)

Danamatan	Council of	Din	(AVCC = VCC = 4.5 \	,	Value			Í
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	Vін	CMOS input pin	_	0.7 Vcc	_	Vcc + 0.3	V	
"H" level	V _{IH2}	TTL input pin	Vcc = 5.0 V ±10%	2.2	_	Vcc + 0.3	V	
input voltage	V _{IH1S}	Hysteresis input pin		0.8 Vcc	_	Vcc + 0.3	V	
	Vінм	MD0 to MD2	_	Vcc - 0.3	_	Vcc + 0.3	V	
	V _{IL1}	CMOS input pin		Vcc - 0.3	_	0.3 Vcc	V	
"L" level	V _{IL2}	TTL input pin	Vcc = 5.0 V ±10%	Vcc - 0.3	_	0.8	V	
input voltage	V _{IL1S}	Hysteresis input pin	_	Vcc - 0.3	_	0.2 Vcc	V	
	VILM	MD0 to MD2		Vcc - 0.3	_	Vcc + 0.3	V	
"H" level output voltage	Vон	All ports other than P60 to P67	Vcc = 4.5 V Іон = -4.0 mA	Vcc - 0.5	_	_	٧	
"L" level output voltage	Vol	All output pins	Vcc = 4.5 V loL = 4.0 mA	_	_	0.4	٧	
Open-drain output leakage current	ILEAK	P60 to P67	_	_	0.1	10	μΑ	
"H" level	I _{IH1}	CMOS input pins other than RST	Vcc = 5.5 V V _{IH} = 0.7 Vcc	_	_	-10	μА	
input current	I _{IH2}	TTL input pin	Vcc = 5.5 V ViH = 2.2 Vcc	_	_	-10	μΑ	
	Інз	Hysteresis input pin	Vcc = 5.5 V ViH = 0.8 Vcc	_	_	-10	μΑ	
"L" level	IIL1	CMOS input pins other than RST	Vcc = 5.5 V V _{IL} = 0.3 Vcc	_	_	10	μА	
input current	I _{IL2}	TTL input pin	Vcc = 5.5 V V _{IL} = 0.8 V	_	_	10	μΑ	
	IIL3	Hysteresis input pin	Vcc = 5.5 V V _{IL} = 0.2 Vcc	_	_	10	μΑ	
Pull-up resistance	R	RST	_	22	_	110	kΩ	

(Continued)

(Continued)

 $(AVcc = Vcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V, T_A = -30°C to +70°C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	Pili liaille	Condition	Min.	Тур.	Max.	Ullit	Remarks
	Icc	Vcc	Internal operation at 16 MHz Vcc = 5.0 V ±10% Normal operation	_	80	100	mA	
Power supply current	Iccs	_	Internal operation at 16 MHz Vcc = 5.0 V ±10% In sleep mode	_	30	50	mA	
	Іссн	_	T _A = +25°C V _{CC} = 4.5 V to 5.5 V In stop mode and hardware standby mode	_	0.1	10	μА	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	_	_	10	_	pF	

4. AC Characteristics


(1) Reset, Hardware Standby Input Timing

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$


Doromotor	Symbol	Din nama	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	riii iiaiiie	Condition	Min.	Max.	Offic	Remarks
Reset input time	t rstl	RST		5 t cyc*	_	ns	
Hardware standby input time	t HSTL	HST		5 tcyc*	_	ns	

^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Note: Upon hardware standby input, divide-by-32 is selected as the machine cycle.



• Measurement conditions for AC ratings



 $C_{\mbox{\tiny L}}$ is a load capacitance connected to a pin under test.

Capacitors of C_L = 30 pF should be connected to CLK pin, while C_L of 80 pF is connected to address bus (A23 to A00) and data bus (D15 to D00), \overline{RD} , \overline{WRH} and \overline{WRL} pins.

(2) Specification for Power-on Reset


 $(AVss = Vss = 0.0 V, T_A = -30^{\circ}C \text{ to } +70^{\circ}C)$

Banamatan	Cumbal	Din nama	Condition	Va	lue	l lm:4	Remarks	
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks	
Power supply rising time	t R	Vcc		_	30	ms	*	
Power supply cut-off time	toff	Vcc	_	1	_	ms	Due to repeated operations	

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Notes: • The above ratings are values for causing a power-on reset.

- When HST is set to "L", apply power according to this table to cause a power-on reset irrespective of whether or not a power-on reset is required.
- For built-in resources in the device, re-apply power to the resources to cause a power-on reset.




(3) Clock Timings

• Operation at 5.0 V $\pm 10\%$


 $(AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	ne Condition		Value		Unit	Remarks
Parameter	Syllibol	riii iiaiiie	Condition	Min.	Min. Typ. Ma		Ollit	Remarks
Clock frequency	Fc	X0, X1	$Vcc = 5.0 V \pm 10\%$	16	_	32	MHz	
Clock cycle time	t c	X0, X1		1/Fc	_	_	ns	
Input clock pulse width	Pwh, PwL	X0	_	10	_	_	ns	Recommended duty ratio of 30% to 70%
Input clock rising/ falling time	tcr, tcr	X0	Vcc = 5.0 V ±10%	_		11	ns	Maximum value = tcr + tcr





• Relationship between clock frequency and power supply voltage




(4) Clock Output Timing

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Va	Linit	Remarks	
Farameter			Condition	Min.	Max.	Oilit	IVEIIIAIKS
Cycle time (machine cycle)	tcyc	CLK	_	2 tc*1	32tc*1*2	ns	
$CLK \uparrow \to CLK \downarrow$	t CHCL	CLK	Vcc = 5.0 V ±10%	1 tcyc/2 - 20	1 tcyc/2 + 20	ns	

- *1: For tc (clock cycle time), refer to "(3) Clock Timings."
- *2: This case is applied when the lowest speed (1/16) is selected by the clock gear function with the clock frequency (Fc) set at 16 MHz.




(3) Bus Read Timing

 $(AVcc = Vcc = 2.7 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Dovementer	Cumabad		Condition	Va	•		,
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
$\frac{\text{Effective address} \rightarrow}{\text{RD}} \downarrow \text{time}$	t avrl	A00 to A23	Vcc = 5.0 V ±10%	1 tcyc*/2 - 20	_	ns	
Effective address → effective data input	tandy	D15 to D00	VCC = 5.0 V ±10%	_	(N + 1.5) × 1 tcyc* – 40	ns	
RD pulse width	t rlrh	RD	_	(N + 1) × 1 tcyc* – 25		ns	
$\overline{\text{RD}}\downarrow \to \text{effective data}$ input	t RLDV	D15 to D00	Vcc = 5.0 V ±10%	_	$(N + 1) \times 1$ teye* -30	ns	
$\overline{RD} \uparrow \to data \; hold \; time$	t RHDX	D15 to D00		0	_	ns	
$\overline{\text{RD}} \uparrow \rightarrow \text{address}$ effective time	t RHAX	A00 to A23		1 tcyc*/2 - 20		ns	
Effective address → CLK ↑ time	t avch	CLK, A00 to A23	_	1 tcyc*/2 - 25	_	ns	
$\overline{RD} \downarrow \to CLK \uparrow time$	trlcl	RD, CLK		1 tcyc*/2 - 25	_	ns	

N: Stands for the number of wait cycles. With no wait, N is set at "0". (The number of wait cycles depends on an automatic wait and external RDY.)

^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."




(4) Bus Write Timing

(AVcc = Vcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V, $T_A = -30$ °C to +70°C)

Danamatan	Courselle est	Dia	0	Val	lue	11	Damada
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
Effective address → WRL, WRH ↓ time	tavwl	A00 to A23	Vcc = 5.0 V ±10%	1 tcyc*/ 2 – 20	_	ns	
WRL, WRH pulse width	twlwh	WRL, WRH		(N + 1) × 1 tcyc** - 25	_	ns	
Write data → WRL, WRH ↑ time	t DVWH	D15 to D00		(N + 1) × 1 tcyc* - 40	_	ns	
$\overline{\mathrm{WRL}},\overline{\mathrm{WRH}}\!\uparrow ightarrow\mathrm{data}$ hold time	twhox	D15 to D00	Vcc = 5.0 V ±10%	1 tcyc*/ 2 – 20	_	ns	
$\overline{\text{WRL}}$, $\overline{\text{WRH}} \uparrow \rightarrow$ address effective time	twhax	A00 to A23		1 tcyc*/ 2 – 20	_	ns	
$\overline{\mathrm{WRL}},\overline{\mathrm{WRH}}\downarrow \to \mathrm{CLK}\downarrow$ time	twlcl	WRL, CLK	_	1 tcyc*/ 2 – 25	_	ns	

N: Stands for the number of wait cycles. With no wait, N is set at "0". (The number of wait cycles depends on an automatic wait and external RDY.)

^{*:} For tcyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."



(5) Ready Input Timing


• CLK signal standards

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Daramatar	Symbol	Din nama	Condition	Va	lue	I Init	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Max.	Ollit	Remarks
$\overline{\text{RD/WRH/WRL}} \downarrow \rightarrow \\ \text{RDY} \downarrow \text{time}$	t RYHS	RD/WRH/ WRL, RDY		0	N ×1 tcyc* + 15	ns	
RDY setup time (in diallocating)	t rhdv	RDY	Vcc = 5.0 V ±10%	30	_	ns	
RDY hold time	t RYHH	RDY	_	0	_	ns	

N: Stands for the number of wait cycles. With no wait, N is set at "0". (The number of wait cycles depends on an automatic wait and external RDY.)

Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

• RD/WRH/WRL signal standards

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	nme Condition Value	lue	Unit	Remarks	
	Symbol	rin name Condition		Min.	Max.		5
$\overline{\text{RD/WRH/WRL}} \downarrow \rightarrow \\ \text{RDY} \downarrow \text{time}$	t RYHS	RD/WRH/ WRL, RDY	_	0	N ×1 tcyc*3 + 15*1	ns	
RDY pulse width	trypw	RDY	Vcc = 5.0 V ±10%	1/2 tcyc*3 + 20	(m + 1) × 1 tcyc*2,*3	ns	
$RDY \uparrow \to \overline{RD} \uparrow$	t RHDV	RD/WRH/ WRL, RDY	_	1 tcyc*3 - 15	2 tcyc*3 - 25	ns	

- N: Stands for the number of wait cycles. With no wait, N is set at "0". (The number of wait cycles depends on an automatic wait and external RDY.)
- m: Stands for the number of RDY wait cycles. With no wait, m is set at "0".
- *1: Use the automatic ready function when the setup time is not sufficient.
- *2: If the pulse width has exceeded the maximum value, the wait period may be extended beyond the specified number of cycles by one cycle.
- *3: For teye (cycle time (machine cycle)), see paragraph (4), "Clock output timing."




(8) Hold Timing

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	l lni4	Remarks
Parameter	Syllibol	Fill liallie	Condition	Min.	Max.	Ullit	Remarks
$\frac{\text{Pins in floating status} \rightarrow}{\text{HAK}} \downarrow \text{time}$	txhal	HAK	Vcc = 5.0 V ±10%	30	1 t cyc*	ns	
$\overline{HAK} \uparrow \to pin \ valid \ time$	t hahv	HAK	_	1 tcyc*	2 tcyc*	ns	

^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.



(9) UART Timing


 $(AVcc = Vcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V, T_A = -30°C to +70°C)$

		(,,,,,	c = vcc = 4.5 v to 5.	· · · · · · · · · · · · · · · · · · ·				
Parameter	Symbol	Pin name	Condition	Value	Unit	Remarks		
	Cymbol	1 III IIailie	Condition	Min.	Max.	Oille	Romanio	
Serial clock cycle time	tscyc	SCK0	_	8 tcyc*	_	ns		
$\begin{array}{c} SCK \downarrow \to SOD \ delay \\ time \end{array}$	tslov	SCK0, SOD0		-80	80	ns	Internal shift clock mode C _L = 80 pF for an output pin	
Valid SID → SCK \uparrow	tivsh	SCK0, SID0	Vcc = 5.0 V ±10%	100	_	ns		
$SCK \uparrow \rightarrow valid SID hold time$	tshix	SCK0, SID0		60	_	ns		
Serial clock "H" pulse width	tshsl	SCK0		4 tcyc*	_	ns		
Serial clock "L" pulse width	tslsh	SCK0	<u>—</u>	4 tcyc*	_	ns	External shift	
$\begin{array}{c} SCK \downarrow \to SOD \ delay \\ time \end{array}$	tsLov	SCK0, SID0	Vcc = 5.0 V ±10%	_	150	ns	clock mode C _L = 80 pF for an output pin	
Valid SID \rightarrow SCK $↑$	tivsh	_		60	_	ns	an oatput pin	
$SCK \uparrow \rightarrow valid SID hold$ time	tsнıx	SCK0, SID0		60	_	ns		

^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Notes: • These are AC ratings in the CLK synchronous mode.

• C_L is the load capacitor value connected to pins while testing.




(10) Timer Input Timing

 $(AVcc = Vcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V, T_A = -30^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
raiailletei	Syllibol	i ili ilalile	Condition	Min.	Max.	Oilit	
Input pulse width	tтıwн, tтıwL	ASR0, ASR1, TIN0 to TIN2	_	4 t cyc*	1	ns	


^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."



(11) Timer Output Timing

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol Pin	Pin name	Condition	Va	Value		Remarks
raiailletei	Syllibol	Fill liallie	Condition	Min.	Max.	Oilit	I/Cilial K3
$\begin{array}{c} CLK \! \uparrow \to TOT \\ transition \; time \end{array}$	t TO	TOT0 to TOT2, PWM0 to PWM3	Vcc = 5.0 V ±10%	_	40	ns	




(12) I/O Simple Serial Timing

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Pili liame	Condition	Min.	Max.	Ullit	Remarks	
Serial clock cycle time	tscyc	SCK1, SCK2		2 tcyc*	_	ns		
$\begin{array}{c} SCK \downarrow \to SOD \ delay \\ time \end{array}$	tslov	SCK1, SOD1, SCK2, SOD2,		_	1 tcyc*/2	ns	Internal shift	
Valid SID → SCK ↑	tivsh	SCK1, SID1, SCK2, SID2,	<u> </u>	1 tcyc*	_	ns	clock mode C _L = 80 pF for an output pin	
$SCK \uparrow \rightarrow valid SID hold$ time	tsнıx	SCK1, SID1, SCK2, SID2,		1 teye*	_	ns		

^{*:} For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."

Note: C_L is the load capacitor value connected to pins while testing.




(13) Trigger input timing

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
	Syllibol	Pili liaille	Condition	Min.	Max.	Offic	Remarks
Input pulse width	tтrgн, tтrgl	ATG, INT0 to INT3	_	5 tcyc*	_	ns	

*: For toyc (cycle time (machine cycle)), see paragraph (4), "Clock output timing."




5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$

_		Cumbal	Din name	Condition		Value		Unit
P	arameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit
Resolutio	n	_	_		_	8, 10	10	bit
Total erro	or	_	_		_	_	±3.0	LSB
Linearity	error	_	_		_	_	±2.0	LSB
Differenti	al linearity error	_	_	_	_	_	±1.9	LSB
Zero tran	sition voltage	Vот	AN0 to AN7		AVRL - 1.0 LSB	AVRL + 1.0 LSB	AVRL + 3.0 LSB	mV
Full-scale voltage	e transition	V _{FST}	AN0 to AN7		AVRH - 4.0 LSB	AVRH - 1.0 LSB	AVRH + 1.0 LSB	mV
Conversi	on time*1	_	_		1.25	_	_	μs
	Sampling		_		560	_	_	ns
	Conversion period a	_	_	Use the A/D data register for setup.	125	_	_	ns
	Conversion period b	_	_	Vcc = 5.0 V ±10%	125	_	_	ns
	Conversion period c	_	_		250	_	_	ns
Analog p	ort input current	IAIN	AN0 to AN7		_	0.1	3	μΑ
Analog in	put voltage	Vain	AN0 to AN7	_	AVRL	_	AVRH	V
Referenc	o voltago	_	AVRH	AV/DII AV/DI > 0.7	AVRL + 2.7	_	AVcc	V
Referenc	e voltage	_	AVRL	AVRH – AVRL ≧ 2.7	0	_	AVRH - 2.7	V
		lA	AVcc	_	_	15	20	mΑ
Power su	ipply current	las*2	AVcc	Supply current when the CPU stops (AVcc = 5.5 V)	_	_	5	μΑ
		IR	AVRH	_	_	0.7	2	μΑ
Referenc supply cu		Irs*2	AVRH	Supply current when the CPU stops (AVcc = 5.5 V)	_	_	5	μΑ
Offset be	tween channels	_	AN0 to AN7	_	_	_	4	LSB

*1: Glossary for conversion time



^{*2:} IAS and IRS signify currents when the A/D converter does not operate and when the CPU is out of service, respectively.

6. A/D Converter Glossary


Resolution: Analog changes that are identifiable with the A/D converter

With 10 bits supported, an analog voltage can be divided into 2¹⁰ parts.

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error, linearity error, differential linearity error and error caused by noise.




7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions. Output impedance values of the external circuit of 300 Ω or lower are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling time for analog voltages may not be sufficient (sampling time = 0.56 µs @machine clock of 16 MHz).



• Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.


8. 8-bit D/A Converter Electrical Characteristics

 $(AVcc = Vcc = 4.5 \text{ V to } 5.5 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -30^{\circ}\text{C to } +70^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition			Unit	
Parameter	Symbol	riii iiaiiie	Condition	Min.	Тур.	Max.	Ullit
Resolution	_	_		_	8	8	bit
Differential linearity error	_	_	_	_	_	±0.9	LSB
Absolute accuracy	_	_	Vcc = DVRH = 5.0 V, DVRL = 0.0 V	_	_	1.2	%
Conversion time		_	Load capacitance:	_	10	20	μs
Analog power supply		DVRH	20 pF	Vss + 2.0		Vcc	V
voltage	_	DVRL	DVRH – DVRL ≧ 2.0 V	Vss	_	Vcc - 2.0	V
Reference voltage	lo	DVRH	During conversion	_	1.0	1.5	mA
supply current	Ірн	DVRH	When the CPU is stopped	_	_	10	μΑ
Analog output impedance	_	_	_	_	28	_	kΩ

■ EXAMPLE CHARACTERISTICS


(1) "H" Level Output Voltage



(2) "L" Level Output Voltage



(3) Power Supply Current



■ INSTRUCTIONS (421 INSTRUCTIONS)

Table 1 Description of Items in Instruction List

Item	Description
Mnemonic	English upper case and symbol: Described directly in assembler code. English lower case: Converted in assembler code. Number of letters after English lower case: Describes bit width in code.
#	Describes number of bytes.
~	Describes number of cycles. For other letters in other items, refer to table 4.
В	Describes correction value for calculating number of actual states. Number of actual states is calculated by adding value in the ~section.
Operation	Describes operation of instructions.
LH	Describes a special operation to 15 bits to 08 bits of the accumulator. Z: Transfer 0. X: Sign-extend and transfer: No transmission
АН	Describes a special operation to the upper 16-bit of the accumulator. * : Transmit from AL to AH. - : No transfer. Z : Transfer 00H to AH. X : Sign-extend AL and transfer 00H or FFH to AH.
I	Describes status of I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero),
S	V (overflow), and C (carry) flags. * : Changes after execution of instruction.
Т	-: No changes.
N	S: Set after execution of instruction. R: Reset after execution of instruction.
Z	
V	
С	
RMW	Describes whether or not the instruction is a read-modify-write type (a data is read out from memory etc. in single cycle, and the result is written into memory etc.). * : Read-modify-write instruction - : Not read-modify-write instruction Note: Not used to addresses having different functions for reading and writing operations.

Table 2 Description of Symbols in Instruction Table

Item	Description
A	32-bit accumlator The bit length is dependent on the instructions to be used. Byte: Lower 8-bit of AL Word:16-bit of AL Long: AL: 32-bit of AH
AH	Upper 16-bit of A
AL	Lower 16-bit of A
SP	Stack pointer (USP or SSP)
PC	Program counter
SPCU	Stack pointer upper limited register
SPCL	Stack pointer lower limited register
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB
brg2	DTB, ADB, SSB, USB, DPR
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir addr16 addr24 ad24 0 to 15 ad24 16 to 23	Specify shortened direct address. Specify direct address. Specify physical direct address. bit0 to bit15 of addr24 bit16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data calculated by sign-extending an 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)

(Continued)

(Continued)

Item	Description
()b	Bit address
rel ear eam	Specify PC relative branch. Specify effective address (code 00 to 07). Specify effective address (code 08 to 1F).
rlst	Register allocation

Table 3 Effective Address Field

Code		Symbol		Address type	Number of bytes in address extension block*
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long word from left respectively.	_
08 09 0A 0B		@RW0 @RW1 @RW2 @RW3		Register indirect	0
0C 0D 0E 0F	0	②RW0 + ②RW1 + ②RW2 + ②RW3 +		Register indirect with post increment	0
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW5 + disp8			Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			0 0 2 2	

Note: Number of bytes for address extension corresponds to "+" in the # (number of bytes) part in the instruction table.

Table 4 Number of Execution Cycles in Addressing Modes

Code	Operand	(a)*
Code	Operand	Number of execution cycles for addressing modes
00 to 07	Ri RWi RLi	Listed in instruction table
08 to 0B	@RWj	1
0C to 0F	@RWj +	4
10 to 17	@RWi + disp8	1
18 to 1B	@RWj + disp16	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	2 2 2 1

Note: (a) is used for ~ (number of cycles) and B (correction value) in instruction table.

Table 5 Correction Value for Number of Cycles for Calculating Actual Number of Cycles

Operand	(b)*	(c)*	(d)*
Operand	byte	word	long
Internal register	+0	+0	+0
Internal RAM even address Internal RAM odd address	+0 +0	+0 +1	+0 +2
Other than internal RAM even address Other than internal RAM odd address	+1 +1	+1 +3	+2 +6
External data bus 8-bit	+1	+3	+6

Notes: • (b), (c), (d) is used for ~ (number of cycles) and B (correction value) in instruction table.

Table 6 Transmission Instruction (Byte) [50 Instructions]

	Mnemonic	#	~	В	Operation	LH		I	S	T	N	Ζ	٧	С	RMW
MOV	A, dir	2	2	(b)	byte (A) ← (dir)	Z	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	2	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, Ri	1	1	0	byte (A) \leftarrow (Ri)	Z	*	_	_	_	*	*	-	_	_
MOV	A, ear	2	1 ()	0	byte (A) \leftarrow (ear)	Z	*	_	_	_	*	*	-	_	_
MOV	A, eam	2+	2 + (a)	(b)	byte (A) \leftarrow (eam)	Z Z	*	_	_	_	*	*	-	_	_
MOV	A, io	2	2	(b)	byte (A) \leftarrow (io)	Z	*	_	_	_	*	*	_	_	_
MOV MOV	A, #imm8 A, @A	2	2	(b)	byte (A) \leftarrow imm8 byte (A) \leftarrow ((A))	Z		_	_	_	*	*	_	_	_
MOV	A, @RLi + disp8	3	6	(b)	byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RLi) + disp8)	Z	*		_		*	*	_	_	_
MOV	A, @SP + disp8	3	3	(b)	byte (A) \leftarrow ((SP) + disp8)	Z	*	_	_	_	*	*	_	_	_
	A, addr24	5	3	(b)	byte (A) ← (addr24)	Z	*	_	_	_	*	*	_	_	_
	A, @A	2	2	(b)	byte $(A) \leftarrow ((A))$	Z Z	_	_	_	_	*	*	_	_	_
MOVN	A, #imm4	1	1	O´	byte (A) ← imm4	Z	*	_	_	_	R	*	_	_	_
MOVX	A. dir	2	2	(b)	byte (A) ← (dir)	Х	*	_	_	_	*	*	_	_	_
	A, addr16	3	2	(b)	byte (A) ← (addr16)	Х	*	_	_	_	*	*	_	_	_
MOVX		2	1	`o´	byte $(A) \leftarrow (Ri)$	Χ	*	_	_	_	*	*	_	_	_
MOVX		2	1	0	byte (A) ← (ear)	Χ	*	_	_	_	*	*	_	_	_
	A, eam	2 +	2 + (a)	(b)	byte (A) \leftarrow (eam)	Χ	*	_	_	_	*	*	_	_	_
MOVX		2	2	(b)	byte (A) \leftarrow (io)	X	*	_	_	_	*	*	-	_	_
	A, #imm8	2	2	0	byte (A) \leftarrow imm8	X		_	_	_	*	*	_	_	_
	A, @A	2	2	(b)	byte (A) \leftarrow ((A))	X	*	_	_	_	*	*	_	_	_
	A, @RWi + disp8 A, @RLi + disp8	3	6	(b) (b)	byte (A) \leftarrow ((RWi) + disp8) byte (A) \leftarrow ((RLi) + disp8)	X	*	_	_	_	*	*	_	_	_
	A, @SP + disp8	3	3	(b)	byte (A) \leftarrow ((SP) + disp8)	X	*				*	*	_		_
	(A, addr24	5	3	(b)	byte (A) \leftarrow (addr24)	X	*	_	_	_	*	*	_	_	_
	(A, @A	2	2	(b)	byte (A) \leftarrow ((A))	X	_	_	_	_	*	*	-	_	_
MOV	dir, A	2	2	(b)	byte (dir) ← (A)	_	_	_	_	-	*	*	_	_	_
MOV	addr16, A	3	2	(b)	byte (addr16) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, A	1	1	O´	byte (Ri) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	ear, A	2	2	0	byte (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2+	2 + (a)	(b)	byte (eam) \leftarrow (A)	_	-	_	-	_	*	*	_	_	_
MOV	io, A	2	2	(b)	byte (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV MOV	@RLi + disp8, A	3	6	(b)	byte ((RLi) + disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
	@SP + disp8, A addr24, A	3 5	3	(b) (b)	byte ((SP) + disp8) \leftarrow (A) byte (addr24) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
	,	5	3	(D)	byte (addiz4) \leftarrow (A)	_							_		_
MOV		2	2	0	byte (Ri) ← (ear)	_	-	_	-	_	*	*	-	_	_
MOV MOVP	Ri, eam	2+	3 + (a)	(b)	byte (Ri) \leftarrow (eam)	_	_	_	-	_	*	*	_	_	_
MOV	@A, Ri ear, Ri	2	3	(b) 0	byte ((A)) ← (Ri) byte (ear) ← (Ri)	_				_	*	*	_	_	_
MOV	eam, Ri	2+	3 + (a)	(b)	byte (ear) \leftarrow (Ri)					_	*	*	_	_	_
MOV	Ri, #imm8	2	2	0	byte (Ri) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	io, #imm8	3	3	(b)	byte (io) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	dir, #imm8	3	3	(b)	byte (dir) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	ear, #imm8	3	2	O O	byte (ear) ← imm8	-	-	_	-	_	*	*	_	_	_
MOV	eam, #imm8	3 +	2 + (a)	(b)	byte (eam) ← imm8	-	_	_	_	-	-	-	-	_	_
MOV	@AL, AH	2	2	(b)	byte $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	-	_	_
XCH	A, ear	2	3	0	byte (A) \leftrightarrow (ear)	Z	_	_	_	-	_	_	_	_	_
XCH	A, eam	2+	3 + (a)	$2 \times (b)$	byte (A) \leftrightarrow (eam)	Ζ	-	_	-	_	_	_	_	_	_
XCH	Ri, ear	2	_ 4	0	byte (Ri) \leftrightarrow (ear)	-	-	_	-	_	_	_	-	_	_
XCH	Ri, eam	2 +	5 + (a)	$2\times$ (b)	byte (Ri) \leftrightarrow (eam)	_	-	_	-	_	_	_	_	_	_

Note: For (a) and (b), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 7 Transmission Instruction (Word) [40 Instructions]

N	/Inemonic	#	~	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
MOVW	A, dir	2	2	(c)	word (A) \leftarrow (dir)	_	*	_	_	_	*	*	_	_	_
MOVW	A, addr16	3	2	(c)	word (A) ← (addr16)	_	*	_	_	_	*	*	_	_	_
MOVW	A, SP	1	2	0	word (A) \leftarrow (SP)	_	*	_	_	_	*	*	_	_	_
	A, RWi	1	1	0	word $(A) \leftarrow (RWi)$	_	*	_	_	_	*	*	_	_	_
MOVW	A, ear	2	1	0	word (A) ← (ear)	_	*	_	_	_	*	*	_	_	_
MOVW	A, eam	2+	2 + (a)	(c)	word (A) ← (eam)	_	*	_	_	_	*	*	_	_	_
MOVW	A, io	2	2	(c)	word (A) \leftarrow (io)	_	*	_	_	_	*	*	_	_	_
MOVW	A, @A	2	2	(c)	word (A) \leftarrow ((A))	_	_	_	_	_	*	*	_	_	_
	A, #imm16	3	2	0	word (A) \leftarrow imm16	_	*	_	_	_	*	*	_	_	_
	A, @RWi + disp8	2	3	(c)	word (A) \leftarrow ((RWi)	_	*	_	_	_	*	*	_	_	_
MOVW	A, @RLi + disp8	3	6	(c)	+disp8)	_	*	_	_	_	*	*	_	_	_
MOVW	A, @SP + disp8	3	3	(c)	word (A) \leftarrow ((RLi) +disp8)	_	*	_	_	_	*	*	_	_	_
MOVPW	A, addr24	5	3	(c)	word (A) \leftarrow ((SP) + disp8)	_	*	_	_	_	*	*	_	_	_
MOVPW	A, @A	2	2	(c)	word (A) ← (addr24)	_	_	_	_	_	*	*	_	_	_
					word (A) \leftarrow ((A))										
MOVW	dir, A	2	2	(c)		_	_	_	_	_	*	*	_	_	_
MOVW	addr16, A	3	2	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	SP, #imm16	4	2	0	word (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	SP, A	1	2	0	word (SP) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW	RWi, A	1	1	0	word $(SP) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOVW	ear, A	2	2	0	word (RWi) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	eam, A	2+	2 + (a)	(c)	word (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVW	io, A	2	2	(c)	word (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	@RWi + disp8, A	2	3	(c)	word (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	@RLi + disp8, A	3	6	(c)	word ((RWi) +disp8) ←	_	_	_	_	_	*	*	_	_	_
MOVW	@SP + disp8, A	3	3	(c)	(A)	_	_	_	_	_	*	*	_	_	_
MOVPW	addr24, A	5	3	(c)	word ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPW	@A, RWi	2	3	(c)	word ((SP) + disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	RWi, ear	2	2	0	word (addr24) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	RWi, eam	2+	3 + (a)	(c)	word $((A)) \leftarrow (RWi)$	_	_	_	_	_	*	*	_	_	_
MOVW	ear, RWi	2	3	0	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW	eam, RWi	2+	3 + (a)	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW	RWi, #imm16	3	2	0	word (ear) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW	io, #imm16	4	3	(c)	word (eam) ← (RWi)	_	_	_	_	_	_	_	_	_	_
MOVW	ear, #imm16	4	2	0	word (RWi) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW	eam, #imm16	4 +	2 + (a)	(c)	word (io) ← imm16	_	_	_	_	_	_	_	_	_	_
					word (ear) ← imm16										
MOVW	@AL, AH	2	2	(c)	word (eam) ← imm16	-	_	_	_	_	*	*	_	_	_
XCHW	A, ear	2	3	0	word $((A)) \leftarrow (AH)$	_	_	_	_	_	_	_	_	_	_
XCHW	A, eam	2+		2×(c)	- ((// (/	_	_	_	_	_	_	_	_	_	_
XCHW	RWi, ear	2	4	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW	RWi, eam	2+	_	2×(c)	word (A) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	_
	,		_ (3.)	= (=)	word (RWi) \leftrightarrow (ear)										
					word (RWi) \leftrightarrow (eam)										
					, (, (, (, , ,)										

Note: For (a) and (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 8 Transmission Instruction (Long) [11 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Ζ	٧	С	RMW
MOVL A, ear	2	2	0	long (A) ← (ear)	_	-	-	-	-	*	*	-	_	_
MOVL A, eam	2+	3 + (a)	(d)	long (A) \leftarrow (eam)	_	_	_	_	_	*	*	_	_	_
MOVL A, #imm32	5	3	0	long (A) ← imm32	_	_	_	_	_	*	*	_	_	_
MOVL A, @SP + disp8	3	4	(d)	long (A) \leftarrow ((SP) + disp8)	_	_	_	_	_	*	*	_	_	_
MOVPL A, addr24	5	4	(d)	long (A) ← (addr24)	_	_	_	_	_	*	*	_	_	_
MOVPL A, @A	2	3	(d)	long (A) \leftarrow ((A))	_	_	_	_	_	*	*	_	_	_
MOVPL @A, RLi	2	5	(d)	$long ((A)) \leftarrow (RLi)$	_	_	-	_	-	*	*	_	1	_
MOVL @SP + disp8, A	3	4	(d)	long ((SP) + disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVPL addr24, A	5	4	(d)	long (addr24) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL ear, A	2	2	0	long (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	3 + (a)	(d)	long (eam) \leftarrow (A)	_	_	ı	_	ı	*	*	_	-	_

Note: For (a) and (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 9 Add/Subtract (Byte, Word, Long) [42 Instructions]

ADD A,#imm8	Mne	monic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
ADD A, ear 2 2 2 0 byte (A) ← (A) +(ear) Z − − − − − * * * * * − − − − − − − − −		,			_			_	_	_	_					_
ADD A, eam				3	(b)			_	_	_	_	*	*	*		_
ADD ear, A 2 2 2 0 0 byte (ear) ← (ear) + (A) 2 0 0 0 0 0 0 0 0 0 0 0 0 0			2		_		Ζ	_	_	_	_					_
ADD ean, A 2 + 3 + (a) 2				3 + (a)	(b)			_	_	_	_					
ADDC A, ear 2 2 0 byte (A) ← (AH) + (AL) + (C) Z * * * * * - ADDC A, ear 2 2 0 byte (A) ← (AH) + (ear) + (C) Z * * * * * * - ADDC A, ear 2 + 3 + (a) (b) byte (A) ← (A) + (earn) + (C) Z * * * * * * - ADDC A, ear 2 + 3 + (a) (b) byte (A) ← (A) + (earn) + (C) Z * * * * * * - ADDC A, ear 2 2 0 byte (A) ← (A) - (mrm 8 Z * * * * * * - SUB A, ear 2 2 2 0 byte (A) ← (A) - (mrm 8 Z * * * * * * - SUB A, ear 2 2 2 0 byte (A) ← (A) - (ear) Z * * * * * * - SUB A, ear 2 2 2 0 byte (A) ← (A) - (ear) Z * * * * * * - SUB A, ear 2 2 2 0 byte (A) ← (A) - (ear) Z * * * * * * * - SUB A, ear 2 2 2 0 byte (A) ← (A) - (ear) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) (decimal) Z * * * * * * - SUB C A, ear 2 2 0 byte (A) ← (AH) - (AL) - (C) (decimal) Z * * * * * * - SUB C A, ear 2 2 0 word (A) ← (AH) + (AL) - (C) (decimal) Z * * * * * * - SUB C A, ear 2 2 0 word (A) ← (A) + (earn) - (C) Z * * * * * * - SUB C A, ear 2 2 0 word (A) ← (A) + (earn) - (C) Z * * * * * * - SUB C A, ear 2 2 0 word (A) ← (A) + (earn) - (C) Z * * * * * * - SUB C A, ear 2 2 0 word (A) ← (AH) + (AL) * * * * * * - SUB C A, ear 2 2 0 word (A) ← (A) + (earn) - (C) Z * * * * * * * - SUB C A, ear 2 2 0 word (A) ← (A) + (earn) - (C) Z * * * * * * * * * * * * * *				_	_		-	_	_	_	_					
ADDC A, ear 2		•		` '	` '		Z	_	_	_	_					*
ADDC A, eam			-				Ζ		_	_	_					_
ADDDC A SUB A, #imm8 2 2 2 0 byte (A) (AH) + '(AL) + (C) (decimal) Z * * * * * - SUB A, #imm8 2 2 2 0 byte (A) (AH) (MH) (AL) (C) (decimal) Z * * * * * * - SUB A, am 2 + 3 + (a) (b) byte (A) (A) (am) Z * * * * * * - SUB A, am 2 + 3 + (a) (b) byte (A) (A) * * * * * * - SUB A, am 2 + 3 + (a) (b) byte (A) (AB) (AB) * * * * * * - SUB A, am 2 + 3 + (a) (b) byte (A) (AB) * * * * * * - SUB C A, am 2 + 3 + (a) (b) byte (am) (am) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (b) byte (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (b) byte (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (b) byte (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) byte (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) byte (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 + 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 +- 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 +- 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 +- 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 +- 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 +- 3 + (a) (c) word (AB) (AB) (AB) * * * * * * - SUBC A, am 2 +- 3 + (a		,		_				_	_	_	_		-			_
SUB A, #imm8 2 2 2 0 byte (A) ← (A) − imm8 Z − − − − − − * * * * − − SUB A, dir 2 3 (b) byte (A) ← (A) − (dir) Z − − − − − * * * * * − − SUB A, ear 2 2 0 byte (A) ← (A) − (ear) Z − − − − − * * * * * − − SUB A, ear 2 2 0 byte (A) ← (A) − (ear) Z − − − − − * * * * * − − SUB ear, A 2 + 3 + (a) (b) byte (A) ← (A) − (ear) Z − − − − − − * * * * * * − − SUB ear, A 2 + 3 + (a) 2 × (b) byte (ear) ← (ear) − (A) − − − − − − − * * * * * * − − SUBC A 1 2 0 byte (ear) ← (ear) − (A) − − − − − − − * * * * * * − − SUBC A 1 2 0 byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − − SUBC A (A) − (aar) − (C) Z − − − − − − * * * * * − − − − − − − −				` '	` '		Z	_	_	_	_					_
SUB A, dir 2 2 3 (b) byte (A) ← (A) − (dir) Z − − − − − * * * * * − − SUB A, ear 2 2 0 byte (A) ← (A) − (ear) Z − − − − − * * * * * * − − SUB A, ear 2 + 3+(a) (b) byte (A) ← (A) − (ear) Z − − − − − * * * * * * − − SUB ear, A 2 2 0 byte (A) ← (A) − (ear) Z − − − − − * * * * * * − − SUB ear, A 2 + 3+(a) 2×(b) byte (ear) ← (ear) − (A) − − − − − − − * * * * * * − − SUBC A 1 2 0 byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − − SUBC A, ear 2 2 0 byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − − − − − * * * * * * − − SUBC A, ear 2 2 0 byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − − − − − − * * * * * * − − − − − − − − − − * * * * * * −							Z		_	_	_		-			_
SUB A, ear 2 2 3 4 (a) (b) byte (A) ← (A) − (ear) Z − − − − − − − − − − − − − − − − − −		,			_		Ζ	_	_	_	_		-			_
SUB A, eam					` '		Ζ		_	_	_		-			_
SUB ear, A SUB ear, A SUB eam, A SUB eam, A SUBC A					_		Z	_	_	_	_		-			_
SUB eam, A 2 + 3 + (a) 2 × (b) byte (eam) ← (eam) − (A) − − − − − − * * * * * * − byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − byte (A) ← (AH) − (AL) − (C) Z − − − − − * * * * * * − byte (A) ← (AH) − (AL) − (C) (decimal) Z − − − − − * * * * * * − byte (A) ← (AH) − (AL) − (C) (decimal) Z − − − − − * * * * * * − − byte (A) ← (AH) − (AL) − (C) (decimal) Z − − − − − * * * * * * − − byte (A) ← (AH) − (AL) − (C) (decimal) Z − − − − − − * * * * * * − − − − − − * * * * * * −				` '	` '			_	_	_	_					
SUBC A					_			_	_	_	_		-			
SUBC A, ear 2		•		` '	` '					_						*
SUBC A, eam			-		-		Z			_	_					_
SUBDC A 1 3 0 byte (A) ← (AH) − (AL) − (C) (decimal) Z - - * </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Z</td> <td></td> <td>_</td> <td>_</td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td>_</td>							Z		_	_	_					_
ADDW A, ear 2 2 0 word (A) ← (AH) + (AL)					` '		Z	_	_	_	_					_
ADDW A, ear 2 2 0 word (A) ← (Ah) + (ear) * * * * * * - ADDW A, ear 2 2 0 word (A) ← (A) + (ear) * * * * * * * - ADDW A, #mm16 3 2 0 word (A) ← (A) + (ear) * * * * * * * * - ADDW ear, A 2 2 0 word (A) ← (A) + imm16 * * * * * * * * * * * * *	SUBDC	Α	1	3	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	-	-	-	-	*	*	*	*	_
ADDW A, eam 2 + 3+(a) (c) word (A) \leftarrow (A) + (eam)			-			word (A) \leftarrow (AH) + (AL)	_	_	_	_	_					_
ADDW A, #imm16 3 2 0 word (A) ← (A) + (earl)		A, ear		_	0		_	_	_	_	_	*				_
ADDW ear, A 2 2 2 0 word (ar) - (ear) + (A) * * * * * * ADDW eam, A 2 + 3 + (a) 2 × (c) word (eam) - (eam) + (A) * * * * * * ADDCW A, ear 2 2 2 0 word (A) ← (A) + (ear) + (C) * * * * * * ADDCW A, ear 2 2 2 0 word (A) ← (A) + (ear) + (C) * * * * * * ADDCW A, ear 2 2 0 word (A) ← (A) + (ear) + (C) * * * * * * SUBW A, ear 2 2 0 word (A) ← (A) - (ear) SUBW A, ear 2 2 0 word (A) ← (A) - (ear) SUBW A, #imm16 3 2 0 word (A) ← (A) - (ear) SUBW A, #imm16 3 2 0 word (A) ← (A) - (ear) SUBW ear, A 2 2 0 word (A) ← (A) - imm16 * * * * * SUBW ear, A 2 2 0 word (A) ← (A) - (ear) SUBW ear, A 2 2 2 0 word (A) ← (A) - (ear) SUBW ear, A 2 2 2 0 word (ear) ← (ear) - (A) SUBW ear, A 2 2 2 0 word (ear) ← (ear) - (A) SUBW ear, A 2 2 2 0 word (A) ← (A) - (ear) SUBW A, ear 2 2 5 0 long (A) ← (A) - (ear) ADDL A, ear 2 5 0 long (A) ← (A) + (ear) ADDL A, #imm32 5 4 0 long (A) ← (A) + (ear) ADDL A, #imm32 5 4 0 long (A) ← (A) + (ear) ADDL A, ear 2 5 0 long (A) ← (A) + (ear) ADDL A, ear 2 5 0 long (A) ← (A) + (ear) ADDL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 5 0 long (A) ← (A) - (ear) SUBL A, ear 2 6 + (a) (d) long (A) ← (A) - (ear)		,		3 + (a)	(c)		_	_	_	_	_		-			_
ADDW earr, A 2 3 4(a) $2 \times (c)$ word $(ear) - (ear) + (A)$ $ -$	ADDW	A, #imm16			0		_	_	_	_	_	-				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ADDW	ear, A			_		_	_	_	_	_		-			
ADDCW A, ear 2 3+(a) (c) word (A) \leftarrow (A) + (ear) + (C) * * * * * * - SUBW A, ear 2 2 0 word (A) \leftarrow (A) - (ear) * * * * * * - SUBW A, ear 2 2 0 word (A) \leftarrow (A) - (ear) * * * * * * - SUBW A, #imm16 3 2 0 word (A) \leftarrow (A) - imm16 * * * * * * - SUBW ear, A 2 2 0 word (A) \leftarrow (A) - imm16 * * * * * * * - SUBW ear, A 2 2 0 word (ear) \leftarrow (ear) - (A) * * * * * * * * * * * * * *	ADDW	eam, A		3 + (a)	$2 \times (c)$		_	_	_	_	_	*				*
SUBW A 1 2 0 word (A) \leftarrow (A) $+$ (earl) $+$ (C) * * * * * * - SUBW A, ear 2 2 0 word (A) \leftarrow (A) $-$ (ear) * * * * * * * - SUBW A, eam 2 + 3+(a) (c) word (A) \leftarrow (A) $-$ (ear) * * * * * * * - SUBW A, #mm16 3 2 0 word (A) \leftarrow (A) $-$ imm16 * * * * * * * - SUBW ear, A 2 2 0 word (ear) \leftarrow (ear) $-$ (A) * * * * * * * * * * SUBW eam, A 2 + 3+(a) 2 \times (c) word (eam) \leftarrow (eam) $-$ (A) * * * * * * * * * * * * *	ADDCW	A, ear	2	_	0		_	_	_	_	_		-			_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADDCW	A, eam	2+	3 + (a)	(c)		_	_	_	_	_					_
SUBW A, eam 2+ 3+(a) (c) word (A) \leftarrow (A) - (ear) * * * * * * - SUBW A, #imm16 3 2 0 word (A) \leftarrow (A) - imm16 * * * * * * * - SUBW ear, A 2 2 0 word (ear) \leftarrow (ear) - (A) * * * * * * * * * * * * *	SUBW		-		_		-	_	_	_	_					_
SUBW A, eam 2+ 3+(a) (c) word (A) \leftarrow (A) - (earli) * * * * * * - SUBW ear, A 2 2 0 word (ear) \leftarrow (ear) - (A) * * * * * * * * * SUBW eam, A 2+ 3+(a) 2×(c) word (eam) \leftarrow (eam) - (A) * * * * * * * * * SUBCW A, ear 2 2 0 word (A) \leftarrow (A) - (ear) - (C) * * * * * * * - SUBCW A, eam 2+ 3+(a) (c) word (A) \leftarrow (A) - (ear) - (C) * * * * * * SUBCW A, eam 2+ 3+(a) (c) word (A) \leftarrow (A) + (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) + (ear) * * * * * * - SUBL A, ear 2+ 5+ 0 long (A) \leftarrow (A) + (ear) * * * * * * - SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * - SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * - SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2+ 6+(a) (d) long (A) \leftarrow (A) - (ear) *		A, ear					-	_	_	_	_					_
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	SUBW	A, eam		3 + (a)	(c)		-	_	_	_	_					_
SUBW ear, A 2 3 + (a) $2 \times (c)$ word (ear) \leftarrow (ear) $-$ (A) $ \times$ * * * * * SUBCW A, ear 2 2 0 word (A) \leftarrow (A) $-$ (ear) $-$ (C) $ -$ * * * * * * $-$ SUBCW A, ear 2 3 + (a) (c) word (A) \leftarrow (A) $-$ (ear) $-$ (C) $ -$ * * * * * $-$ ADDL A, ear 2 5 0 long (A) \leftarrow (A) $+$ (ear) $ -$ * * * * * $-$ ADDL A, #imm32 5 4 0 long (A) \leftarrow (A) $+$ (imm32 $ -$ * * * * * $-$ SUBL A, ear 2 5 0 long (A) \leftarrow (A) $-$ (ear) $ -$ * * * * * $-$ SUBL A, ear 2 6 + (a) (d) long (A) \leftarrow (A) $-$ (ear) $ -$ * * * * * $-$ SUBL A, ear 2 6 + (a) (d) long (A) \leftarrow (A) $-$ (ear) $ -$ * * * * * $-$ SUBL A, ear 2 6 + (a) (d) long (A) \leftarrow (A) $-$ (ear) $ -$ * * * * * $-$ SUBL A, ear 2 6 + (a) (d) long (A) \leftarrow (A) $-$ (ear) $ -$ * * * * * $-$ SUBL A, ear 2 7 - $ -$ * * * * * * $-$ SUBL A, ear 2 8 - $-$ SUBL A, ear 3 10 10 10 10 10 10 10 10 10 10 10 10 10	SUBW	A, #imm16					_	_	_	_	_		-			
SUBCW A, ear $2 + 3 + (a) = 2 \times (c)$ word $(earr) \leftarrow (earr) - (A) = -1 - 2 - 2 \times 2$	SUBW	ear, A					_	_	_	_	_					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBW				` '		-	-	_	_	_		-			*
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SUBCW				_		-	-	_	_	_					_
ADDL A, ear 2 5 0 long (A) \leftarrow (A) + (ear) * * * * * - ADDL A, #imm32 5 4 0 long (A) \leftarrow (A) + imm32 * * * * * * - SUBL A, ear 2 5 0 long (A) \leftarrow (A) - (ear) * * * * * - SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear) * * * * * * * SUBL A, ear 2 + 6 + (a) (d) long (A) \leftarrow (A) - (ear)			2 +	3 + (a)	(c)	word (A) \leftarrow (A) $-$ (eam) $-$ (C)	-	_	-	_	_	*	*	*	*	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADDL	A, ear	2	5	0	$long(A) \leftarrow (A) + (ear)$	_	_	_	_	_	*	*	*	*	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ADDL		2+	6 + (a)	(d)		_	_	_	_	_	*	*	*	*	_
SUBL A, ear 2 5 0 $long(A) \leftarrow (A) - (ear)$ - -	ADDL		5	` '	` '		-	_	_	_	_	*	*	*	*	_
SUBL A, eam $2 + 6 + (a)$ (d) $long(A) \leftarrow (A) - (eam)$ $ * * * * * * *$		•	2	5	0	$long(A) \leftarrow (A) - (ear)$	-	_	_	_	_	*	*	*	*	-
			2+	6 + (a)	(d)		-	_	_	_	_	*	*	*	*	_
		•		` '	` '		-	_	_	_	_	*	*	*	*	_

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 10 Increment/Decrement (Byte, Word, Long) [12 Instructions]

М	nemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
INC INC	ear eam	2 2 +	2 3 + (a)	0 2×(b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1	_	_	_	I I	-	*	*	*	_	*
DEC DEC	ear eam	2 2 +	2 3 + (a)	0 2×(b)	byte (ear) \leftarrow (ear) -1 byte (eam) \leftarrow (eam) -1	_	_ _	_ _	- 1	-	*	*	*	_ _	*
INCW INCW	ear eam	2 2 +	2 3 + (a)	0 2×(c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	_	- 1	1 1	- 1	*	*	*	_	*
DECW	ear	2	2	0	word (ear) ← (ear) -1	_	_	-	-	-	*	*	*	_	*
DECW	eam	2+	3 + (a)	2×(c)	word (eam) ← (eam) -1	_	_	-	-	_	*	*	*	_	*
INCL INCL	ear eam	2 2 +	4 5 + (a)	0 2×(d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_		1 1	1 1	1 1	*	*	*	1 1	*
DECL DECL	ear eam	2 2 +	4 5 + (a)	0 2×(d)	long (ear) ← (ear) -1 long (eam) ← (eam) -1	_ _	_ _				*	*	*	_ _	*

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 11 Compare (Byte, Word, Long) [11 Instructions]

M	nemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	C	RMW
CMP	Α	1	1	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	0	byte (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3 + (a)	(b)	byte (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	Ò	byte (A) – imm8	-	_	-	_	_	*	*	*	*	_
CMPW	Α	1	1	0	word (AH) – (AL)	_	_	_	-	_	*	*	*	*	_
CMPW	A, ear	2	2	0	word (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3 + (a)	(c)	word (A) - (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	word (A) – imm16	-	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	0	word (A) – (ear)	_	_	_	-	_	*	*	*	*	_
CMPL	A, eam	2+	7 + (a)	(d)	word (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	word (A) – imm32	_	_	_	_	_	*	*	*	*	_

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 12 Unsigned Multiply/Division (Word, Long) [11 Instructions]

Mne	emonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
DIVU	А	1	*1	0	word (AH) /byte (AL) Quotient → byte (AL)	-	-	-	_	-	-	-	*	*	-
DIVU	A, ear	2	*2	0	Remainder → byte (AH) word (A)/byte (ear) Quotient → byte (A)	_	_	-	_	-	_	_	*	*	_
DIVU	A, eam	2+	*3	*6	Remainder → byte (ear) word (A)/byte (eam) Quotient → byte (A)	_	_	ı	_	ı	_	_	*	*	-
DIVUW	A, ear	2	*4	0	Remainder → byte (eam) long (A)/word (ear) Quotient → word (A)	_	_	ı	_	ı	_	_	*	*	-
DIVUW	A, eam	2+	*5	*7	$\begin{array}{c} \text{Remainder} \rightarrow \text{word (ear)} \\ \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A)} \\ \text{Remainder} \rightarrow \text{word (eam)} \end{array}$	_	_	-	-	-	_	_	*	*	_
MULU	Α	1	*8	0	byte (AH) byte (AL) → word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	0	byte (A) byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, eam	2+	*10	(b)	byte (A) byte (eam) \rightarrow word (A)	_	_	_	_	-	_	_	_	_	_
MULUW MULUW		1 2	*11 *12	0	word (AH) word (AL) \rightarrow long (A) word (A) word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2+	*13	(c)	word (A) word (ear) \rightarrow long (A) word (A) word (ear)	_	_	_	_	_	_	_	_	_	_

Note: For (b) and (c), refer to "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

- *1: Set to 3 when the division-by-0, 6 for an overflow, and 14 for normal operation.
- *2: Set to 3 when the division-by-0, 6 for an overflow, and 13 for normal operation.
- *3: Set to 5 + (a) when the division-by-0, 7 + (a) for an overflow, and 17 + (a) for normal operation.
- *4: Set to 3 when the division-by-0, 5 for an overflow, and 21 for normal operation.
- *5: Set to 4 + (a) when the division-by-0, 7 + (a) for an overflow, and 25 + (a) for normal operation.
- *6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.
- *8: Set to 3 when byte (AH) is zero, 7 when byte (AH) is not zero.
- *9: Set to 3 when byte (ear) is zero, 7 when byte (ear) is not zero.
- *10:Set to 4 + (a) when byte (eam) is zero, 8 + (a) when byte (eam) is not zero.
- *11:Set to 3 when word (AH) is zero, 11 when word (AH) is not zero.
- *12:Set to 4 when word (ear) is zero, 11 when word (ear) is not zero.
- *13:Set to 4 + (a) when word (eam) is zero, 12 + (a) when word (eam) is not zero.

Table 0 Signed multiplication/division (Word, Long) [11 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
DIV	Α	2	*1	0	word (AH)/byte (AL)	Ζ	-	-	-	-	-	_	*	*	_
					Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH)										
DIV	A, ear	2	*2	0	word (A)/byte (ear)	Ζ	_	_	_	_	-	_	*	*	_
					Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)										
DIV	A, eam	2+	*3	*6	word (A)/byte (eam)	Ζ	_	_	_	_	-	_	*	*	_
					Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)										
DIVW	A, ear	2	*4	0	long (A)/word (ear)	_	_	_	_	_	-	_	*	*	_
					Quotient \rightarrow word (A) Remainder \rightarrow word (ear)										
DIVW	A, eam	2 +	*5	*7	long (A)/word (eam)	_	_	_	_	_	-	_	*	*	_
					Quotient \rightarrow word (A) Remainder \rightarrow word (eam)										
MUL	Α	2	*8	0	byte (AH) \times byte (AL) \rightarrow word (A)	_	-	-	1	-	-	_	_	_	_
MUL	A, ear	2	*9	0	byte (A) \times byte (ear) \rightarrow word (A)	_	_	_	_	_	-	_	-	_	_
MUL	A, eam	2 +	*10	(b)	byte (A) \times byte (eam) \rightarrow word (A)	_	_	_	_	_	-	_	-	_	_
MULW	Α	2	*11	0	word (AH) \times word (AL) \rightarrow long (A)	_	_	_	_	_	-	_	-	_	_
MULW	A, ear	2	*12	0	word (A) \times word (ear) \rightarrow long (A)	_	_	_	_	_	-	-	_	_	_
MULW	A, eam	2 +	*13	(b)	word (A) \times word (eam) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_

For (b) and (c), refer to "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

- *1: Set to 3 for divide-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 for divide-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) for divide-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive divided: Set to 4 for divide-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative divided: Set to 4 for divide-by-0, 11 or 30 for an overflow, and 31 for normal operation.
- *5: Positive divided: Set to 4 + (a) for divide-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation. Negative divided: Set to 4 + (a) for divide-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.
- *6: Set to (b) when the division-by-0 or an overflow, and $2 \times (b)$ for normal operation.
- *7: Set to (c) when the division-by-0 or an overflow, and $2 \times$ (c) for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10:Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11:Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12:Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13:Set to 4+(a) when word (eam) is zero, 17+(a) when the result is positive, and 20+(a) when the result is negative.

Note: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.

Table 14 Logic 1 (Byte, Word) [39 Instructions]

М	nemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+(a) 3 3+(a)	0 0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	_ _ _ _	_ _ _ _		_ _ _ _	_ _ _ _	* * * * *	* * * * *	R R R R	_ _ _ _	- - * *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 2 3+(a) 3 3+(a)	0 (b) 0 2×(b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)	_ _ _ _	_ _ _ _		_ _ _ _	_ _ _ _	* * * * *	* * * * *	R R R R R	_ _ _ _	- - * *
XOR XOR XOR XOR XOR NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2 + 2 2 + 1 2 +	2	0 0 (b) 0 2×(b) 0 0 2×(b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A) byte (ear) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	- - - - - -	_ _ _ _ _				* * * * * * *	* * * * * * * * * * * * * * * * * * *	RRRRRRR		- - * * *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 2 3+(a) 3 3+(a)	0 0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	- - - -	- - - -	11111	- - - -	- - - -	* * * * * *	* * * * * *	R R R R R R	- - - -	_ _ _ _ * *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 2 3+(a) 3 3+(a)	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -	- - - -	11111	_ _ _ _	_ _ _ _	* * * * * *	* * * * * *	R R R R R	_ _ _ _	- - - * *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A	1 3 2 2+ 2 2+ 1 2 2+	3	0 0 (c) 0 2×(c) 0 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A) word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	- - - - - -	- - - - - -		_ _ _ _ _ _	_ _ _ _ _ _	* * * * * * * * *	* * * * * * * * *	RRRRRRRR	- - - - - -	- - - * * *

Note: For (a) to (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 15 Logic 2 (Long) [6 Instructions]

M	nemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2 +	5 6 + (a)	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)		1 1	1 1	_	_	*	*	R R	_	_
ORL ORL	A, ear A, eam	2 2+	5 6 + (a)	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	1 1	_	_	_	_	*	*	R R	_	_ _
XORL XORL	A, ear A, eam	2 2 +	5 6 + (a)	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$		_	_	_ _	_ _	*	*	R R	_ _	

Note: For (a) and (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 16 Sign Reverse (Byte, Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	X	-	-	_	-	*	*	*	*	_
NEG NEG	ear eam	2 2+	3 5 + (a)	2	0 2×(b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_	_ _		_ _	_ _	*	*	*	*	<u>-</u> *
NEGW	Α	1	2	0	0	word (A) \leftarrow 0 – (A)	-	-	_	_	_	*	*	*	*	_
NEGW NEGW	ear eam	2 2+	3 5 + (a)	2	0 2×(c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	<u>-</u>	_ _	1 1	_ _	-	*	*	*	*	- *

Note: For (a) and (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 17 Absolute Values (Byte, Word, Long) [3 Instructions]

Mnen	nonic	#	~	В	Operation	LH	АН		S	T	N	Z	V	С	RMW
ABS	Α	2	2	0	byte (A) ← Absolute value (A)	Ζ	1	_	_	_	*	*	*	_	_
ABSW	Α	2	2	0	word $(A) \leftarrow Absolute value (A)$	_	_	_	_	_	*	*	*	_	_
ABSL	Α	2	4	0	$long(A) \leftarrow Absolute value(A)$	_	1	1	_	_	*	*	*	_	_

Table 18 Normalize Instruction (Long) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	C	RMW
NRML A, R0	2	*1	1	0	$\begin{array}{l} \text{long (A)} \leftarrow \text{Shift to where "1"} \\ \text{is originally located} \\ \text{byte (R0)} \leftarrow \text{Number of shifts} \\ \text{in the operation} \end{array}$		_	-	1	_	_	*	_	1	-

^{*:} Set to 5 when the accumulator is all "0", otherwise set to 5 + (R0).

Table 19 Shift Type Instruction (Byte, Word, Long) [27 Instructions]

Mne	monic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
RORC ROLC		2 2	2 2	0	byte (A) \leftarrow With right-rotate carry byte (A) \leftarrow With left-rotate carry	- -	_	_ _	_	_	*	*	_	*	_
RORC RORC ROLC ROLC	eam ear	2 2 + 2 2 +	2	0	byte (ear) ← With right-rotate carry byte (eam) ← With right-rotate carry byte (ear) ← With left-rotate carry byte (eam) ← With left-rotate carry	- - -	- - -	_ _ _	_ _ _	_ _ _	* * * *	* * *		* * *	* * *
ASR LSR LSL	A, R0 A, R0 A, R0	2 2 2	*1 *1 *1	0 0 0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0) byte (A) \leftarrow Logical right barrel shift (A, R0) byte (A) \leftarrow Logical left barrel shift (A, R0)	_ _ _	_ _ _	- - -	_ _ _	* * -	* *	* *		* *	_ _ _
ASR LSR LSL	A, #imm8 A, #imm8 A, #imm8	3 3 3	*3 *3 *3	0 0 0	byte (A) \leftarrow Arithmetic right barrel shift (A, imm8) byte (A) \leftarrow Logical right barrel shift (A, imm8) byte (A) \leftarrow Logical left barrel shift (A, imm8)	- - -	- - -	- - -	_ _ _	* *	* *	* *	1 1 1	* *	- - -
Α	A A/SHRW A/SHLW A	1 1 1	2 2 2	0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit)	- - -	- - -	- - -	_ _ _	* -	* R *	* *		* *	_ _ _
ASRW LSRW LSLW	A, R0	2 2 2	*1 *1 *1	0 0 0	word (A) \leftarrow Arithmetic right barrel shift (A, R0) word (A) \leftarrow Logical right barrel shift (A, R0) word (A) \leftarrow Logical left barrel shift (A, R0)	- - -	- - -	- - -	_ _ _	* *	* *	* *		* *	_ _ _
LSRW	A, #imm8 A, #imm8 A, #imm8	3 3	*3 *3 *3	0 0 0	word (A) \leftarrow Arithmetic right barrel shift (A, imm8) word (A) \leftarrow Logical right barrel shift (A, imm8) word (A) \leftarrow Logical left barrel shift (A, imm8)	- - -	- - -	_ _ _	_ _ _	* -	* *	* *		* *	_ _ _
ASRL LSRL LSLL	A, R0 A, R0 A, R0	2 2 2	*2 *2 *2	0 0 0	$\begin{aligned} & \text{long (A)} \leftarrow \text{Arithmetic right barrel shift (A, R0)} \\ & \text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ & \text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{aligned}$	_ _ _	- - -	- - -	_ _ _	*	* *	* *		* *	
ASRL LSRL LSLL	A, #imm8 A, #imm8 A, #imm8	3 3 3	*4 *4 *4	0 0 0	$\begin{aligned} & \text{long (A)} \leftarrow \text{Arithmetic right barrel shift (A, imm8)} \\ & \text{long (A)} \leftarrow \text{Logical right barrel shift (A, imm8)} \\ & \text{long (A)} \leftarrow \text{Logical left barrel shift (A, imm8)} \end{aligned}$	- - -	- - -	_ _ _	_ _ _	* -	* *	* *	_ _ _	* *	_ _ _

Note: For (a) and (b), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

^{*1:} Set to 3 when R0 is 0, otherwise 3 + (R0).

^{*2:} Set to 3 when R0 is 0, otherwise 4 + (R0).

^{*3:} Set to 3 when imm8 is 0, otherwise 3 + imm8.

^{*4:} Set to 3 when imm8 is 0, otherwise 4 + imm8.

Table 20 Branch 1 [31 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
BZ/BEQ	rel	2	*1	0	Branch if (Z) = 1	_	_	_	_	_	_	_	_	_	_
BNZ/BNE	rel	2	*1	0	Branch if $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLO	rel	2	*1	0	Branch if $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BNC/BHS	rel	2	*1	0	Branch if $(C) = 0$	_	_	_	_	_	_	_	_	_	_
BN	rel	2	*1	0	Branch if $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP	rel	2	*1	0	Branch if $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV	rel	2	*1	0	Branch if $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV	rel	2	*1	0	Branch if $(V) = 0$	_	_	_	_	_	_	_	_	_	_
ВТ	rel	2	*1	0	Branch if $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT	rel	2	*1	0	Branch if $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT	rel	2	*1	0	Branch if (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE	rel	2	*1	0	Branch if (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE	rel	2	*1	0	Branch if $((V) \text{ xor } (N))$ or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT	rel	2	*1	0	Branch if $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS	rel	2	*1	0	Branch if (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BHI	rel	2	*1	0	Branch if (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA	rel	2	*1	0	Branch unconditionally	-	_	_	-	-	_	_	-	_	-
JMP	@A	1	2	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	2	0	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
JMP	@ear	2	3	0	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
JMP	@eam	2+	4 + (a)	(c)	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
JMPP	@ear *3	2	3	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear + 2)	_	_	_	_	_	_	_	_	_	_
JMPP	@eam *3	2+	4 + (a)	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam + 2)	_	_	_	_	_	_	_	_	_	_
JMPP	addr24	4	3	0	word (PC) ← ad24 0 − 15,	_	_	_	_	_	_	_	_	_	_
		•			(PCB) ← ad24 16 – 23										
CALL	@ear *4	2	4	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
CALL	@eam *4	2+	5 + (a)	2×(c)	word (PC) \leftarrow (eam)	_	_	_	_	_	_	_	_	_	_
CALL	addr16 *5	3	5	(c)	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
CALLV	#vct4 *5	1	5	2×(c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALLP	@ear *6	2	7	2×(c)	word (PC) ← (ear) 0 – 15	_	_	_	_	_	_	_	_	_	_
O/ (LL)	Coal	_	•	_ / (o)	$(PCB) \leftarrow (ear) 16 - 23$										
CALLP	@eam *6	2+	8 + (a)	*2	word (PC) ← (eam) 0 – 15	_	_	_	_	_	_	_	_	_	_
					(PCB) ← (eam) 16 – 23										
CALLP	addr24 *7	4	7	2×(c)	word (PC) ← addr0 – 15,	_	_	_	_	_	_	_	_	_	_
					(PCB) ← addr16 – 23										

Note: For (a), (c) and (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

^{*1:} Set to 3 when branch is executed, and 2 when branch is not executed.

^{*2:} $3 \times (c) + (b)$

^{*3:} Reads (word) of the branch destination address.

^{*4:} W pushes to stack (word), and R reads (word) of the branch destination address.

^{*5:} Pushes to stack (word).

^{*6:} W pushes to stack (long), and R reads (long) of the branch destination address.

^{*7:} Pushes to stack (long).

Table 21 Branch 2 [20 Instructions]

	Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
CBNE CWBNE	A, #imm8, rel A, #imm16, rel	3 4	*1 *1	0 0	Branch if byte (A) ≠ imm8 Branch if word (A) ≠ imm16	_ _		_ _		_ _	*	*	*	*	_ _
	ear, #imm8, rel eam, #imm8, rel ear, #imm16, rel eam, #imm16, rel	4 4+ 5 5+	*1 *3 *1 *3	(c) 0 (p)	Branch if byte (ear) ≠ imm8 Branch if byte (eam) ≠ imm8 Branch if word (ear) ≠ imm16 Branch if word (eam) ≠ imm16		1 1 1 1		1 1 1 1		* * * *	* * * *	* * *	* * *	- - -
DBNZ	ear, rel	3	*2	0	byte (ear) = (ear) − 1, Branch if (ear) ≠ 0	_	-	_	-	_	*	*	*	-	-
DBNZ	eam, rel	3+	*4	2×(b)	byte (eam) = (eam) – 1, Branch if (eam) \neq 0	-	ı	-	Ι	-	*	*	*	-	*
DWBNZ	ear, rel	3	*2	0	word (ear) = (ear) − 1, Branch if (ear) ≠ 0	_	-	_	-	_	*	*	*	-	_
DWBNZ	eam, rel	3+	*4	2×(c)	word (eam) = (eam) - 1, Branch if (eam) \neq 0	-	Ι	-	Ι	-	*	*	*	-	*
INT INT INTP INT9 RETI RETIQ *	#vct8 addr16 addr24	2 3 4 1 1 2	12	6 × (c) 6 × (c) 8 × (c)	Software interrupt Software interrupt Software interrupt Software interrupt Return from interrupt Return from interrupt	11111	11111	RRRR*	<i>∞ ∞ ∞ ∞</i> * *	_ _ _ * *				- - - * *	- - - -
LINK	#imm8	1	6 5	(c)	Stores old frame pointer in the beginning of the function, set new frame pointer, and reserves local pointer area Restore old frame pointer from stack in the end of the function	1	1	1	1	1	1	1	1	_	-
RET *7 RETP *8		1 1	4 5	(c) (d)	Return from subroutine Return from subroutine		1 1		I I		1 1	1 1	_	_ _	-

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

- *1: Set to 4 when branch is executed, and 3 when branch is not executed.
- *2: Set to 5 when branch is executed, and 4 when branch is not executed.
- *3: Set to 5 + (a) when branch is executed, and 4 + (a) when branch is not executed.
- *4: Set to 6 + (a) when branch is executed, and 5 + (a) when branch is not executed.
- *5: Set to $3 \times (b) + 2 \times (c)$ when an interrupt request is issued, and $6 \times (c)$ for return.
- *6: This is a high-speed interrupt return instruction. In the instruction, an interrupt request is detected. When an interrupt occurs, stack operation is not performed, with this instruction branching to the interrupt vector.
- *7: Return from stack (word).
- *8: Return from stack (long).

Table 22 Miscellaneous Control Types (Byte, Word, Long) [36 Instructions]

Mn	emonic	#	~	В	Operation	LH	АН	I	s	T	N	Z	٧	С	RMW
PUSHW PUSHW PUSHW PUSHW	AH PS	1 1 1 2	3 3 *3	(c) (c) (c) *4	$\begin{aligned} &\text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ &\text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ &\text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ &(\text{PS}) \leftarrow (\text{PS}) - 2n, ((\text{SP})) \leftarrow (\text{rlst}) \end{aligned}$	_ _ _ _	_ _ _	_ _ _ _	_ _ _ _	1 1 1 1	_ _ _ _	1 1 1 1		_ _ _ _	- - -
POPW POPW POPW POPW	A AH PS rlst	1 1 1 2	3 3 *2	(c) (c) (c) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2n \end{aligned}$		* - -	- * -	- * -	*	- * -	*	- - * -	- * -	- - -
JCTX	@A	1	9	6×(c)	Context switch instruction	_	_	*	*	*	*	*	*	*	-
AND OR	CCR, #imm8 CCR, #imm8	2	3	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8		_ _	*	*	*	*	*	*	*	_ _
MOV MOV	RP, #imm8 ILM, #imm8	2	2 2	0 0	byte (RP) ← imm8 byte (ILM) ← imm8		_ _	- 1	_	1 1		1 1	_		_ _
		2 2+ 2 2+	3 2+(a) 2 1+(a)	0 0 0	word (RWi) ← ear word (RWi) ← eam word(A) ← ear word (A) ← eam		- * *		_ _ _	1 1 1 1		1 1 1 1			- - -
ADDSP ADDSP		2	3 3	0 0	word (SP) \leftarrow (SP) + ext (imm8) word (SP) \leftarrow (SP) + imm16	_	_ _		_ _	1 1	_		_	_	<u> </u>
MOV MOV MOV	A, brgl brg2, A brg2, #imm8	2 2 3	*1 1 2	0 0 0	byte (A) ← (brgl) byte (brg2) ← (A) byte (brg2) ← imm8	Z - -	* - -		_ _ _	1 1 1	* *	* *			- - -
NOP ADB DTB PCB SPB NCC CMR		1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no change in flag Prefix for common register bank		_ _ _ _ _	111111		111111		111111			- - - - -
		4 4 2 2	2 2 2 2	0 0 0 0	word (SPCU) ← (imm16) word (SPCL) ← (imm16) Enables stack check operation. Disables stack check operation.		_ _ _ _		- - -	1 1 1 1		1 1 1 1			- - -
BTSCN BTSCNS BTSCND	Α	2 2 2	*5 *6 *7	0 0 0	Bit position of 1 in byte (A) from word (A) Bit position (× 2) of 1 in byte (A) from word (A) Bit position (× 4) of 1 in byte (A) from word (A)	Z Z Z	_ _ _	1 1 1	_ _ _	1 1 1		* *	1 1 1	1 1 1	_ _ _

Note: For (a) and (c), refer to "Table 4 Number of Execution Cycles in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB : 2 states DPR : 3 states

^{*2:} $3 + 4 \times (number of POPs)$

- *3: $3 + 4 \times (number of PUSHes)$
- *4: (Number of POPs) \times (c), or (number of PUSHes) \times (c)
- *5: Set to 3 when AL is 0, 5 when AL is not 0.
- *6: Set to 4 when AL is 0, 6 when AL is not 0.
- *7: Set to 5 when AL is 0, 7 when AL is not 0.

Table 23 Bit Manipulation Instruction [21 Instructions]

N	Inemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	3 3 3	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	_ _ _		- - -	* *	* *		- - -	_ _ _
MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	4 4 4	$2 \times (b)$	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	_ _ _	_ _ _	_ _ _		_ _ _	* *	* *		_ _ _	* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	$2 \times (b)$	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	_ _ _	_ _ _	_ _ _		_ _ _	_ _ _	_ _ _		_ _ _	* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	4 4 4	$2 \times (b)$	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	_ _ _	_ _ _	_ _ _		_ _ _	_ _ _	_ _ _		_ _ _	* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch if (dir:bp) b = 0 Branch if (addr16:bp) b = 0 Branch if (io:bp) b = 0	_ _ _	_ _ _	_ _ _		_ _ _	_ _ _	* *		_ _ _	- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *1	(b) (b)	Branch if (dir:bp) b = 1 Branch if (addr16:bp) b = 1 Branch if (io:bp) b = 1	_ _ _	_ _ _	_ _ _		_ _ _	_ _ _	* *		_ _ _	- - -
SBBS	addr16:bp, rel	5	*2	2 × (b)	Branch if (addr16:bp) $b = 1$, bit = 1	_	_	_	-	_	_	*	_	_	*
WBTS	io:bp	3	*3	*4	Wait until (io:bp) b = 1	-	_	_	_	_	_	_	_	_	_
WBTC	io:bp	3	*3	*4	Wait until (io:bp) b = 0	_	_	_	ı	_	_	_	ı	_	_

Note: For (b), refer to "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

^{*1:} Set to 5 when branch is executed, and 4 when branch is not executed.

^{*2: 7} if conditions are met, 6 when conditions are not met.

^{*3:} Indeterminate times

^{*4:} Until conditions are met

Table 24 Accumulator Manipulation Instruction (Byte, Word) [6 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
SWAP	1	3	0	byte (A) $0-7 \leftrightarrow$ (A) $8-15$	_	_	_	_	_	_	_	_	_	_
SWAPW/XCHW AL, AH	1	2	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	byte sign-extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	word sign-extension	_	Χ	_	_	_	*	*	_	_	_
ZEXT	1	1	0	byte zero-extension	Ζ	_	_	_	_	R	*	_	_	_
ZEXTW	1	1	0	word zero-extension	_	Ζ	_	_	_	R	*	_	_	_

Table 25 String Instruction [10 Instructions]

Mnemonic	#	~	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*3	byte transfer @AH + ← @AL +, Counter = RW0	-	_	_	_	-	-	_	-	-	_
MOVSD	2	*2	*3	byte transfer @AH – ← @AL –, Counter = RW0	_	-	-	_	_	-	_	_	_	_
SCEQ/SCEQI	2	*1	*4	byte search (@AH +) – AL, Counter = RW0	_	-	-	_	_	*	*	*	*	_
SCEQD	2	*1	*4		_	-	-	_	_	*	*	*	*	_
FISL/FILSI	2	5m + 6	*5	byte fill @AH + ← AL, Counter = RW0	_	-	-	_	_	*	*	_	_	_
MOVSW/MOVSWI	2	*2	*6	word transfer @AH + ← @AL +, Counter = RW0	_	-	-	_	_	-	-	-	-	_
MOVSWD	2	*2	*6	word transfer @AH – \leftarrow @AL –, Counter = RW0	_	-	-	_	_	-	_	_	_	_
SCWEQ/SCWEQI	2	*1	*7	word search (@AH +) – AL, Counter = RW0	_	_	-	_	_	*	*	*	*	_
SCWEQD	2	*1	*7		_	-	-	_	_	*	*	*	*	_
FILSW/FILSWI	2	5m + 6	*8	word fill $@AH + \leftarrow AL$, Counter = RW0	_	ı	-	_	_	*	*	_	_	_

m: RW0 value (counter value)

^{*1: 3} when RW0 is 0, $2 + 6 \times (RW0)$ when count out, and 6n + 4 when matched

^{*2: 4} when RW0 is 0, otherwise $2 + 6 \times (RW0)$

^{*3: (}b) \times (RW0)

^{*4: (}b) \times n

^{*5: (}b) × (RW0)

^{*6: (}c) \times (RW0)

^{*7: (}c) \times n

^{*8:} $(c) \times (RW0)$

Table 26 Multiple Data Transfer Instructions [18 Instruction]

Mnemonic	#	~	В	Operation	LH	АН	I	S	Т	N	Ζ	٧	С	RMW
MOVM @A, @RLi, #imm8	3	*1	*3	Multiple data transfer byte ((A)) ← ((RLi))	_	_	-	_	-	-	_	_	-	_
MOVM @A, eam, #imm8	3 +	*2	*3	Multiple data transfer byte ((A)) ← (eam)	_	_	-	_	_	-	-	_	_	_
MOVM addr16, @RLi, #imm8	5	*1	*3	Multiple data transfer byte (addr16) ← ((RLi))	_	_	-	_	_	-	-	_	-	-
MOVM addr16, @eam, #imm8	5 +	*2	*3	Multiple data transfer byte (addr16) ← (eam)	-	_	-	_	_	-	-	-	_	-
MOVMW@A, @RLi, #imm8	3	*1	*4	Multiple data transfer word ((A)) ← ((RLi))	-	_	ı	_	_	-	_	-	_	_
MOVMW@A, eam, #imm8	3 +	*2	*4	Multiple data transfer word ((A)) ← (eam)	_	_	ı	_	_	-	-	_	_	_
MOVMWaddr16, @RLi, #imm8	5	*1	*4		_	_	-	_	_	_	_	_	_	-
MOVMWaddr16, @eam, #imm8	5 +	*2	*4	Multiple data transfer word (addr16) ← (eam)	-	_	ı	_	_	-	_	-	_	_
MOVM @RLi, @A, #imm8	3	*1	*3	Multiple data transfer byte ((RLi)) ← ((A))	_	_	-	_	-	-	_	_	-	_
MOVM @eam, A, #imm8	3+	*2	*3	Multiple data transfer byte (eam) ← ((A))	_	_	-	_	-	-	_	_	-	_
MOVM @RLi, addr16, #imm8	5	*1	*3	Multiple data transfer byte ((RLi)) ← (addr16)	_	_	-	_	_	-	_	_	_	_
MOVM @eam, addr16, #imm8	5 +	*2	*3	Multiple data transfer byte (eam) ← (addr16)	_	_	-	_	-	-	_	_	-	_
MOVMW@RLi, @A, #imm8	3	*1	*4	Multiple data transfer word $((RLi)) \leftarrow ((A))$	_	_	-	_	_	-	_	_	-	_
MOVMW@eam, A, #imm8	3 +	*2	*4	Multiple data transfer word (eam) ← ((A))	_	_	-	_	-	-	_	_	-	_
MOVMW@RLi, addr16, #imm8	5	*1	*4	Multiple data transfer word ((RLi)) ← (addr16)	_	_	-	_	_	-	_	_	_	_
MOVMW@eam, addr16, #imm8	5 +	*2	*4	Multiple data transfer word (eam) ← (addr16)	-	_	-	_	_	-	_	_	-	_
MOVM bnk: addr16, bnk: addr16, #imm8*5	7	*1	*3	Multiple data transfer byte (bnk: addr16) ← (bnk: addr16)	_	_	_	_	_	_	_	_	_	_
MOVMWbnk: addr16, bnk: addr16, #imm8*5	7	*1	*4	Multiple data transfer word (bnk: addr16) ← (bnk: addr16)	_	_	ı	_	_	-	_	_	_	_

^{*1: 256} when 5 + imm8 \times 5, imm8 is 0.

^{*2: 256} when 5 + imm8 \times 5 + (a), imm8 is 0.

^{*3: (}Number of transfer cycles) \times (b) \times 2


^{*4: (}Number of transfer cycles) \times (c) \times 2

^{*5:} The bank register specified by bnk is the same as that for the MOVS instruction.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90246APFV	100-pin Plastic LQFP (FPT-100P-M05)	

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F98010

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.