



# CS8126,-1,-2

CS8126,-1,-2

## 5V, 750mA Low Dropout Linear Regulator with Delayed $\overline{\text{RESET}}$

### Description

The CS8126 is a low dropout, high current 5V linear regulator. It is an improved replacement for the CS8156. Improvements include higher accuracy, tighter saturation control, better supply rejection, and enhanced  $\overline{\text{RESET}}$  circuitry. Familiar PNP regulator features such as reverse battery protection, over-voltage shutdown, thermal shutdown, and current limit make the CS8126 suitable for use in automotive and battery operated equipment. Additional on-chip filtering has been included to enhance rejection of high frequency transients on all external leads.

An active microprocessor  $\overline{\text{RESET}}$  function is included on-chip with externally programmable delay time. During power-up, or after detection of any error in the regulated output, the  $\overline{\text{RESET}}$  lead will remain in the low


state for the duration of the delay. Types of errors include short circuit, low input voltage, overvoltage shutdown, thermal shutdown, or others that cause the output to become unregulated. This function is independent of the input voltage and will function correctly with an output voltage as low as 1V. Hysteresis is included in both the reset and Delay comparators for enhanced noise immunity. A latching discharge circuit is used to discharge the Delay capacitor, even when triggered by a relatively short fault condition. This circuit improves upon the commonly used SCR structure by providing full capacitor discharge (0.2V type).

Note: The CS8126 is lead compatible with the LM2925, TLE4260, L4947, LM2927, and LM2926.

### Features


- Low Dropout Voltage (0.6V at 0.5A)
- 3% Output Accuracy
- Active  $\overline{\text{RESET}}$
- External  $\overline{\text{RESET}}$  Delay for Reset
- Protection Circuitry
  - Reverse Battery Protection
  - +60V, -50V Peak Transient Voltage
  - Short Circuit Protection
  - Internal Thermal Overload Protection

### Block Diagram




### Package Options

#### 16 Lead SOIC Wide



#### 7 L D<sup>2</sup>PAK

Tab (Gnd)



- 1  $V_{IN}$
- 2  $V_{OUT}$
- 3  $V_{OUT(SENSE)}$
- 4 Gnd
- 5 Delay
- 6  $\overline{\text{RESET}}$
- 7 NC

#### 5 L TO-220

Tab (Gnd)



- | CS8126-1                    | CS8126-2                    |
|-----------------------------|-----------------------------|
| 1 $V_{IN}$                  | 1 $V_{IN}$                  |
| 2 $V_{OUT}$                 | 2 $\overline{\text{RESET}}$ |
| 3 Gnd                       | 3 Gnd                       |
| 4 Delay                     | 4 Delay                     |
| 5 $\overline{\text{RESET}}$ | 5 $V_{OUT}$                 |



Cherry Semiconductor Corporation  
 2000 South County Trail, East Greenwich, RI 02818  
 Tel: (401)885-3600 Fax: (401)885-5786  
 Email: info@cherry-semi.com  
 Web Site: www.cherry-semi.com

## Absolute Maximum Ratings

Power Dissipation.....	Internally Limited
Peak Transient Voltage (46V Load Dump) .....	-50V, 60V
Output Current .....	Internally Limited
ESD Susceptibility (Human Body Model).....	4kV
Junction Temperature .....	-40°C to 150°C
Storage Temperature.....	-55°C to 150°C
Lead Temperature Soldering Wave Solder (through hole styles only) .....	10 sec. max, 260°C peak
Reflow (SMD styles only) .....	60 sec. max above 183°C, 230°C peak

**Electrical Characteristics:**  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $T_J = -40^\circ\text{C}$  to  $+150^\circ\text{C}$ ,  $V_{IN} = 6$  to  $26\text{V}$ ,  $I_O = 5$  to  $500\text{mA}$ ,  $R_{RESET} = 4.7\text{k}\Omega$  to  $V_{CC}$ , unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>■ Output Stage (<math>V_{OUT}</math>)</b>					
Output Voltage		4.85	5.00	5.15	V
Dropout Voltage	$I_{OUT} = 500\text{mA}$		0.35	0.60	V
Supply Current	$I_{OUT} \leq 10\text{mA}$		2	7	mA
	$I_{OUT} \leq 100\text{mA}$		6	12	
	$I_{OUT} \leq 500\text{mA}$		55	100	
Line Regulation	$V_{IN} = 6$ to $26\text{V}$ , $I_{OUT} = 50\text{mA}$		5	50	mV
Load Regulation	$I_{OUT} = 50$ to $500\text{mA}$ , $V_{IN} = 14\text{V}$		10	50	mV
Ripple Rejection	$f = 120\text{Hz}$ , $V_{IN} = 7$ to $17\text{V}$ , $I_{OUT} = 250\text{mA}$	54	75		dB
Current Limit		0.75	1.20		A
Overvoltage Shutdown		32		40	V
Maximum Line Transient	$V_{OUT} \leq 5.5\text{V}$		95		V
Reverse Polarity Input Voltage DC	$V_{OUT} \geq -0.6\text{V}$ , $10\Omega$ Load	-15	-30		V
Reverse Polarity Input Voltage Transient	1% Duty Cycle, $T < 100\text{ms}$ , $10\Omega$ Load		-80		V
Thermal Shutdown	Guaranteed by Design	150	180	210	$^\circ\text{C}$
<b>■ RESET and Delay Functions</b>					
Delay Charge Current	$V_{Delay} = 2\text{V}$	5	10	15	$\mu\text{A}$
RESET Threshold	$V_{OUT}$ Increasing, $V_{RT(ON)}$	4.65	4.90	$V_{OUT} - 0.01$	V
	$V_{OUT}$ Decreasing, $V_{RT(OFF)}$	4.50	4.70	$V_{OUT} - 0.15$	V
RESET Hysteresis	$V_{RH} = V_{RT(ON)} - V_{RT(OFF)}$	150	200	250	mV
Delay Threshold	Charge, $V_{DC(HI)}$	3.25	3.50	3.75	V
	Discharge, $V_{DC(LO)}$	2.85	3.10	3.35	V
Delay Hysteresis		200	400	800	mV
RESET Output Voltage Low	$1\text{V} < V_{OUT} < V_{RTL}$ , $3\text{k}\Omega$ to $V_{OUT}$		0.1	0.4	V
RESET Output Leakage Current	$V_{OUT} > V_{RT(ON)}$		0	10	$\mu\text{A}$
Delay Capacitor Discharge Voltage	Discharge Latched "ON", $V_{OUT} > V_{RT}$		0.2	0.5	V
Delay Time	$C_{Delay} = 0.1\mu\text{F}^*$ (Note 1)	16	32	48	ms

$$\text{Delay Time} = \frac{C_{Delay} \times V_{Delay} \text{ Threshold Charge}}{I_{Charge}} = C_{Delay} \times 3.2 \times 10^5 \text{ (typ)}$$


Note 1: assumes ideal capacitor

Package Lead Description


PACKAGE LEAD #				LEAD SYMBOL	FUNCTION
5 Lead TO-220 8126-1	7Lead D <sup>2</sup> PAK	16 Lead SOIC Wide			
1	1	1	1	V <sub>IN</sub>	Unregulated supply voltage to IC.
2	5	2	16	V <sub>OUT</sub>	Regulated 5V output.
3	3	4	11	Gnd	Ground connection.
4	4	5	8	Delay	Timing capacitor for $\overline{\text{RESET}}$ function.
5	2	6	6	$\overline{\text{RESET}}$	CMOS/TTL compatible output lead. $\overline{\text{RESET}}$ goes low after detection of any error in the regulated output or during power up.
		3	14	V <sub>OUT(SENSE)</sub>	Remote sensing of output voltage.
		7	2, 3, 4, 5, 7, 9, 10, 12, 13, 15	NC	No Connection.

Typical Performance Characteristics


I<sub>CQ</sub> vs. V<sub>IN</sub> over Temperature




I<sub>CQ</sub> vs. V<sub>IN</sub> over R<sub>LOAD</sub>



V<sub>OUT</sub> vs V<sub>IN</sub> over Temperature




V<sub>OUT</sub> vs. V<sub>IN</sub> over R<sub>LOAD</sub>




Typical Performance Characteristics: continued


Line Regulation vs. Output Current over Temperature




Load Regulation vs. Output Current over Temperature




Dropout Voltage vs. Output Current over Temperature




Quiescent Current vs. Output Current over Temperature




Ripple Rejection



Output Capacitor ESR





Circuit Description

The CS8126  $\overline{\text{RESET}}$  function, has hysteresis on both the Reset and Delay comparators, a latching Delay capacitor discharge circuit, and operates down to 1V.

The  $\overline{\text{RESET}}$  circuit output is an open collector type with ON and OFF parameters as specified. The  $\overline{\text{RESET}}$  output NPN transistor is controlled by the two circuits described (see Block Diagram).

**Low Voltage Inhibit Circuit**

This circuit monitors output voltage, and when the output voltage falls below  $V_{RT(OFF)}$ , causes the  $\overline{\text{RESET}}$  output transistor to be in the ON (saturation) state. When the output voltage rises above  $V_{RT(ON)}$ , this circuit permits the  $\overline{\text{RESET}}$  output transistor to go into the OFF state if allowed by the  $\overline{\text{RESET}}$  Delay circuit.

**RESET Delay Circuit**

This circuit provides a programmable (by external capacitor) delay on the  $\overline{\text{RESET}}$  output lead. The Delay lead provides source current to the external delay capacitor only when the "Low Voltage Inhibit" circuit indicates that output voltage is above  $V_{RT(ON)}$ . Otherwise, the Delay lead sinks current to ground (used to discharge the delay capacitor). The discharge current is latched ON when the


output voltage falls below  $V_{RT(OFF)}$ . The Delay capacitor is fully discharged anytime the output voltage falls out of regulation, even for a short period of time. This feature ensures a controlled  $\overline{\text{RESET}}$  pulse is generated following detection of an error condition. The circuit allows the  $\overline{\text{RESET}}$  output transistor to go to the OFF (open) state only when the voltage on the Delay lead is higher than  $V_{DC(HI)}$ .

The Delay time for the  $\overline{\text{RESET}}$  function is calculated from the formula:

$$\text{Delay time} = \frac{C_{\text{Delay}} \times V_{\text{Delay Threshold}}}{I_{\text{Charge}}}$$

$$\text{Delay time} = C_{\text{Delay}} \times 3.2 \times 10^5$$

If  $C_{\text{Delay}} = 0.1\mu\text{F}$ , Delay time (ms) =  $32\text{ms} \pm 50\%$ : i.e. 16ms to 48ms. The tolerance of the capacitor must be taken into account to calculate the total variation in the delay time.



$C_1^*$  is required if the regulator is far from the power source filter.

$C_2^{**}$  is required for stability

## Application Notes

### Stability Considerations

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR, can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25°C to -40°C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

The value for the output capacitor  $C_2$  shown in the test and applications circuit should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for  $C_2$  for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

**Step 1:** Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

**Step 2:** With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

**Step 3:** Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

**Step 4:** Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase.

This point represents the worst case input voltage conditions.

**Step 5:** If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

**Step 6:** Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

**Step 7:** Remove the unit from the environmental chamber and heat the IC with a heat gun. Vary the load current as instructed in step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of +/- 20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in step 3 above.

### Calculating Power Dissipation in a Single Output Linear Regulator

The maximum power dissipation for a single output regulator (Figure 1) is:

$$P_{D(\max)} = \{V_{IN(\max)} - V_{OUT(\min)}\}I_{OUT(\max)} + V_{IN(\max)}I_Q \quad (1)$$

where:

$V_{IN(\max)}$  is the maximum input voltage,

$V_{OUT(\min)}$  is the minimum output voltage,

$I_{OUT(\max)}$  is the maximum output current for the application, and

$I_Q$  is the quiescent current the regulator consumes at  $I_{OUT(\max)}$ .

Once the value of  $P_{D(max)}$  is known, the maximum permissible value of  $R_{\theta JA}$  can be calculated:

$$R_{\theta JA} = \frac{150^{\circ}\text{C} - T_A}{P_D} \quad (2)$$

The value of  $R_{\theta JA}$  can then be compared with those in the package section of the data sheet. Those packages with  $R_{\theta JA}$ 's less than the calculated value in equation 2 will keep the die temperature below  $150^{\circ}\text{C}$ .

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required.




Figure 1. Single output regulator with key performance parameters labeled.

### Heat Sinks

A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of  $R_{\theta JA}$ .

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \quad (3)$$

where:

$R_{\theta JC}$  = the junction-to-case thermal resistance,

$R_{\theta CS}$  = the case-to-heatsink thermal resistance, and

$R_{\theta SA}$  = the heatsink-to-ambient thermal resistance.

$R_{\theta JC}$  appears in the package section of the data sheet. Like  $R_{\theta JA}$ , it is a function of package type.  $R_{\theta CS}$  and  $R_{\theta SA}$  are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

PACKAGE DIMENSIONS IN mm (INCHES)


Lead Count	D			
	Metric		English	
	Max	Min	Max	Min
16 Lead SO Wide	10.50	10.10	.413	.398

PACKAGE THERMAL DATA


Thermal Data	5 Lead TO-220	7 Lead D <sup>2</sup> PAK	16 Lead SOIC Wide	
R <sub>θJC</sub>	typ 2.1	2.1	23	°C/W
R <sub>θJA</sub>	typ 50	10-50*	105	°C/W

\*Depending on thermal properties of substrate. R<sub>θJA</sub> = R<sub>θJC</sub> + R<sub>θCA</sub>.


Surface Mount Wide Body (DW); 300 mil wide




5 Lead TO-220 (THA) Horizontal





5 Lead TO-220 (T) Straight



5 Lead TO-220 (TVA) Vertical



PACKAGE DIMENSIONS IN mm (INCHES)



Ordering Information

Part Number	Description
CS8126-1YT5	5 Lead TO-220 Straight
CS8126-1YTVA5	5 Lead TO-220 Vertical
CS8126-1YTHA5	5 Lead TO-220 Horizontal
CS8126-2GT5	5 Lead TO-220 Straight
CS8126-2GTVA5	5 Lead TO-220 Vertical
CS8126-2GTHA5	5 Lead TO-220 Horizontal
CS8126-1YTHE5	5 Lead TO-220 Surface Mount
CS8126-1YTHER5	5 Lead TO-220 Surface Mount (tape & reel)
CS8126YDPS7	7 Lead D <sup>2</sup> PAK Short-Leaded
CS8126YDPSR7	7 Lead D <sup>2</sup> PAK Short-Leaded (tape & reel)
CS8126YDW16	16 Lead SOIC Wide
CS8126YDWR16	16 Lead SOIC Wide (tape & reel)

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.