AZP63

Low Phase Noise Sine Wave/CMOS to LVPECL Buffer/Divider

www.azmicrotek.com

DESCRIPTION

The AZP63 is a sine wave/CMOS to LVPECL buffer/divider optimized for very low phase noise (-165dBc/Hz). It is particularly useful in converting crystal or SAW based oscillators into LVPECL outputs for greater than 1GHz of bandwidth. For lower power consumption and reduced bandwidth, refer to the AZP5x family.

The AZP63 is one of a family of parts that provide options of fixed ÷1, fixed ÷2 and selectable ÷1, ÷2 modes as well as active high enable or active low enable to oscillator designers. Refer to Table 2 for the comparison of parts within the AZP5x and AZP63 family.

FEATURES

- LVPECL outputs optimized for very low phase noise (-165dBc/Hz)
- High bandwidth, > 1GHz
- Selectable ÷1, ÷2 output
- Selectable Enable logic
- 3.0V to 3.6V operation

APPLICATIONS

- Converting crystal or SAW based oscillators to LVPECL output

PACKAGE AVAILABILITY

- Available in die
- SON8
- Green/RoHS Compliant/Pb-Free

BLOCK DIAGRAM



Order Number	Package	Marking
AZP63QG[1]	SON8	E <Date Code>[2]

[1] Tape & Reel - Add 'R1' at end of order number for 7in (1k parts), 'R2' (2.5k) for 13in

[2] See www.azmicrotek.com for date code format

PIN DESCRIPTION AND CONFIGURATION

Table 1 - Pin Description

Pin	Name	Type	Function
1	Q	Output	LVPECL Output
2	$\overline{Q}$	Output	LVPECL Output
3	EN	Input	Enable
4	GND	Power	Negative Supply
5	$\overline{D}$	Input	Sine or CMOS Input
6	EN_SEL	Input	Enable Select
7	DIV_SEL	Input	Divide Select
8	V_{DD}	Power	Positive Supply



Figure 1 - Pin Configuration

ENGINEERING NOTES

FUNCTIONALITY

The AZP63 is one of a family of parts that provide options of fixed ÷1, fixed ÷2 and selectable ÷1, ÷2 modes as well as active high enable or active low enable to oscillator designers. Table 2 details the differences between the parts to assist designers in selecting the optimal part for their design.

Table 3 lists the specific AZP63 functional operation.

Figure 2 plots the S-parameters of the $\overline{D}$ input. S-parameter and IBIS model files for the AZP63 are also available for download.

Table 2 - AZP51-54 & AZP63 Family

Part Number	Divide Ratio	EN Logic	EN pull-up/pull-down	Bandwidth
AZP51	÷1	active HIGH	Pull-up	> 800MHz
AZP52	÷2	active HIGH	Pull-up	> 800MHz
AZP53	Selectable ÷1 or ÷2	selectable	selectable	> 800MHz
AZP54	÷1	active LOW	Pull-down	> 800MHz
AZP63	Selectable ÷1 or ÷2	selectable	selectable	≥ 1GHz

Table 3 – AZP63 Functional Operation, ÷1 mode

	Inputs			Outputs	
Part Number	**EN_SEL**	**EN**	**$\overline{D}$**	**Q**	**$\overline{Q}$**
AZP63	High, NC[1]	Low, NC[1]	Low	Low	High
			High	High	Low
		High	X[2]	Z[3]	Z[3]
	Low	High, NC[1]	Low	Low	High
			High	High	Low
		Low	X[2]	Z[3]	Z[3]

DIV_SEL	**Divide Ratio**
Low, NC[1]	÷1
High	÷2

[1] Not connected

[2] Don't care

[3] Tri-State



Figure 2- S11, Parameters, $\overline{D}$ Input

INPUT TERMINATION

The $\overline{D}$ input bias is $V_{DD}/2$ fed through an internal 10kΩ resistor. For clock applications, an input signal of at least $750mV_{pp}$ ensures the AZP63 meets AC specifications. The input should also be AC coupled to maintain a 50% duty cycle on the outputs. The input can be driven to any voltage between 0V and V_{DD} without damage or waveform degradation.



Figure 3 - Input Termination

OUTPUT TERMINATION TECHNIQUES

The LVPECL compatible output stage of the AZP63 uses a current drive topology to maximize switching speed as illustrated below in Figure 4. Two current source PMOS transistors (M1-M2) feed the output pins. M5 is an NMOS current source which is switched by M3 and M4. When M4 is on, M5 takes current from M2. This produces an output current of 5.1mA (low output state). M3 is off, and the entire 21.1mA flows through the output pin. The associated output voltage swings match LVPECL levels when external 50Ω resistors terminate the outputs.

Both Q and $\overline{Q}$ should always be terminated identically to avoid waveform distortion and circulating current caused by unsymmetrical loads. This rule should be followed even if only one output is in use.



Figure 4 - Typical Output Termination

DUAL SUPPLY LVPECL OUTPUT TERMINATION

The standard LVPECL loads are a pair of 50Ω resistors connected between the outputs and V_{DD}-2.0V (Figure 4). The resistors provide both the DC and the AC loads, assuming 50Ω interconnect. If an additional supply is available within the application, a four resistor termination configuration is possible (Figure 5).



Figure 5 - Dual Supply Output Termination

THREE RESISTOR TERMINATION

Another termination variant eliminates the need for the additional supply (Figure 6). Alternately three resistors and one capacitor accomplish the same termination and reduce power consumption.



Figure 6 - Three Resistor Termination

EVALUATION BOARD (EBP53)

Arizona Microtek's evaluation board EBP53 provides the most convenient way to test and prototype AZP63 series circuits. Built for the AZP53Q 1.5x1.0 mm package, it is designed to support both dual and single supply operation. Dual supply operation (V_{DD}=+2.0V, V_{SS}=-1.3V) enables direct coupling to 50Ω time domain test equipment (Figure 7).



Figure 7 - Split Supply LVPECL Output Termination

AC TERMINATION

Clock applications or phase noise/frequency domain testing scenarios typically require AC coupling. Figure 8 below shows the AC coupling technique. The 200Ω resistors form the required DC loads, and the 50Ω resistors provide the AC termination. The parallel combination of the 200Ω and 50Ω resistors results in a net 40Ω AC load termination. In many cases this will work well. If necessary, the 50Ω resistors can be increased to about 56Ω. Alternately, bias tees combined with current setting resistors will eliminate the lowered AC load impedance. The 50Ω resistors are typically connected to ground but can be connected to the bias level needed by the succeeding stage.



Figure 8 - AC Termination

PERFORMANCE DATA

Table 4 - Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Rating	Unit
V_{DD}	Power Supply	0 to +5.5	V
V_I	Input Voltage	-0.5 to V_{DD} + 0.5	V
T_A	Operating Temperature Range	-40 to +85	°C
T_{STG}	Storage Temperature Range	-65 to +150	°C
ESD_{HBM}	Human Body Model	2000	V
ESD_{MM}	Machine Model	100	V
ESD_{CDM}	Charged Device Model	2000	V

Table 5 - DC Characteristics

DC Characteristics (V_{DD} = 3.0V to 3.6V unless otherwise specified, T_A = -40 to 85 °C)

Symbol	Characteristic	Conditions		Min	Typ	Max	Unit
V_{OH}	Output HIGH Voltage[1]	-40 C	V_{DD} = 3.3V	2.2		2.45	V
		25 C		2.2		2.45	
		85 C		2.2		2.45	
V_{OL}	Output LOW Voltage[1]	-40 C	V_{DD} = 3.3V	1.4		1.68	V
		25 C		1.4		1.68	
		85 C		1.4		1.68	
I_Z	Output Leakage Current, Tri-state[2]	EN=Disable		-10		10	µA
V_{IH}	High Level Input Voltage	EN_SEL		2			V
		DIV_SEL					
V_{IL}	Low Level Input Voltage	EN				0.8	V
I_{PU}	Pullup Current	EN_SEL			2.2		µA
I_{PD}	Pulldown Current	DIV_SEL			-2.2		µA
I_P	Pullup/Pulldown Current	EN			±2.2		µA
R_{BIAS}	Bias Resistor	$\overline{D}$ Input to Internal $V_{DD}/2$ Reference			10k		Ω
I_{DD}	Power Supply Current				64	70	mA
I_{DDSW}	Power Supply Current Fast Switching[1,3,4]	Input Freq >1GHz				88	mA
I_{DDZ}	Power Supply Current Outputs Tri-State[1]	$\overline{D}$ Input ≤ V_{IL} EN=Disables				8	mA

[1] Specified with outputs terminated through 50Ω resistors to V_{DD} - 2V or Thevenin equivalent.

[2] Measured at Q pins.

[3] Includes load current through external 50Ω resistors to V_{DD} - 2V

[4] Current measured in ÷1 mode, $\overline{D}$ and Q / $\overline{Q}$ pins switching at 1000MHz

Table 6 - AC Characteristics

AC Characteristics (V_{DD} = 3.0V to 3.6V, T_A = -40 to 85 °C)

Symbol	Characteristic	Min	Max	Unit
t_r / t_f	Output Rise/Fall[1,2] (20% - 80%)	80	250	ps
f_{MAX}	Maximum Input Frequency - Sine wave[2]			MHz
	÷1		1000	
	÷2		1500	
V_{INMAX}	Maximum Recommended Input Signal		V_{DD}	V p-p
V_{INMIN}	Minimum Recommended Input Signal	0.2		V p-p
n_P	Phase Noise[1,2] - 1MHz offset		-165	dBc/Hz

[1] Specified with outputs terminated through 50W resistors to V_{CC} - 2V or Thevenin equivalent.

[2] 1.5 v p-p sine wave input, AC coupled to $\overline{D}$ pin.

PACKAGE DIAGRAM

SON8 (1.5x1.0x0.4mm)
Green/RoHS compliant/Pb-Free
MSL =1

SON8 (Q)



	MILLIMETERS	
DIM	MIN	MAX
A	1.50 BSC	
B	1.00 BSC	
C	---	0.40
C_1	0.00	0.05
D	0.25	0.35
D_1	0.30	0.40
E	0.35 BSC	
F	0.15	0.25

PCB LAND PATTERN/FOOTPRINT



DIE SPECIFICATIONS



Die Size 754µ x 354µ
Pad Size 52.1µ Octagonal
Die Coordinates (Center 0,0)

Pad Name	X Coordinate (µm)	Y Coordinate (µm)
D	-273.875	-106.575
EN_SEL	-140.350	-106.650
DIV_SEL	-43.625	-106.650
VDD	302.875	-20.450
Q	170.925	105.725
QN	72.550	105.725
EN	-175.300	106.000
GND	-296.350	72.325