

Spread Spectrum Clock Generator

Features

- 50- to 166-MHz operating frequency range
- Wide range of spread selections (9)
- Accepts clock and crystal inputs
- Low-power dissipation
 - 70 mW–Typ @ 66 MHz
- Frequency spread disable function
- Center spread modulation
- Low cycle-to cycle jitter
- Eight-pin SOIC package


Applications

- Desktop, notebook, and tablet PCs
- VGA controllers
- LCD panels and monitors
- Workstations and servers


Benefits

- Peak EMI reduction by 8 to 16 dB
- Fast time to market
- Cost reduction

Block Diagram



Pin Configuration



Pin Description

Pin	Name	Type	Description
1	Xin/CLK	I	Clock or crystal connection input. Refer to <i>Table 1</i> for input frequency range selection.
2	VDD	P	Positive power supply.
3	GND	P	Power supply ground.
4	SSCLK	O	Modulated clock output.
5	SSCC	I	Spread Spectrum clock control (enable/disable) function. SSCG function is enabled when input is high and disabled when input is low. This pin is pulled high internally.
6	S1	I	Tri-level logic input control pin used to select frequency and bandwidth. Frequency/Bandwidth selection and Tri-level logic programming. See <i>Figure 1</i> . Pin 6 has internal resistor divider network to V_{DD} and V_{SS} . Refer to Block Diagram on page 1.
7	S0	I	Tri-level logic input control pin used to select Frequency and Bandwidth. Frequency/Bandwidth selection and Tri-level logic programming. See <i>Figure 1</i> . Pin 7 has internal resistor divider network to V_{DD} and V_{SS} . Refer to Block Diagram on page 1.
8	Xout	O	Oscillator output pin connected to crystal. Leave this pin unconnected If an external clock drives Xin/CLK.

General Description

The Cypress CY25561 is a Spread Spectrum Clock Generator (SSCG) IC used for the purpose of reducing electromagnetic Interference (EMI) found in today's high-speed digital electronic systems.

The CY25561 uses a Cypress proprietary phase-locked loop (PLL) and Spread Spectrum Clock (SSC) technology to synthesize and frequency modulate the input frequency of the reference clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies of Clock (SSCLK) is greatly reduced.

This reduction in radiated energy can significantly reduce the cost of complying with regulatory requirements and time to market without degrading the system performance.

The CY25561 is a very simple and versatile device to use. The frequency and spread % range is selected by programming S0 and S1 digital inputs. These inputs use three (3) logic states including High (H), Low (L), and Middle (M) logic levels to

select one of the nine available Spread % ranges. Refer to *Table 1* for programming details.

The CY25561 is intended for use with applications with a reference frequency in the range of 50 to 166 MHz.

A wide range of digitally selectable spread percentages is made possible by using Tri-level (High, Low, and Middle) logic at the S0 and S1 digital control inputs.

The output spread (frequency modulation) is symmetrically centered on the input frequency.

Spread Spectrum Clock Control (SSCC) function enables or disables the frequency spread and is provided for easy comparison of system performance during EMI testing.

The CY25561 is available in an eight-pin SOIC package with a 0°C-to-70°C operating temperature range.

Refer to the CY25560 data sheet for operation at frequencies from 25 to 100 MHz.

Table 1. Frequency and Spread % Selection (Center Spread)

50–100 MHz (Low Range)

Input Frequency (MHz)	S1=M S0=M (%)	S1=M S0=0 (%)	S1=1 S0=0 (%)	S1=0 S0=0 (%)	S1=0 S0=M (%)	Select the Frequency and Center Spread % desired and then set S1, S0 as indicated.
50 - 60	4.3	3.9	3.3	2.9	2.7	
60 - 70	4.0	3.6	3.1	2.6	2.5	
70 - 80	3.8	3.4	2.9	2.5	2.4	
80 - 100	3.5	3.1	2.7	2.2	2.1	

100–166 MHz (High Range)

Input Frequency (MHz)	S1=1 S0=M (%)	S1=0 S0=1 (%)	S1=1 S0=1 (%)	S1=M S0=1 (%)	Select the Frequency and Center Spread % desired and then set S1, S0 as indicated.
100 - 120	3.0	2.4	1.5	1.3	
120 - 130	2.7	2.1	1.4	1.1	
130 - 140	2.6	2.0	1.3	1.1	
140 - 150	2.6	2.0	1.3	1.1	
150 - 166	2.5	1.8	1.2	1.0	

Tri-level Logic

With binary logic, four states can be programmed with two control lines, whereas tri-level logic can program nine logic states using two control lines. Tri-level logic in the CY25561 is implemented by defining a third logic state in addition to the standard logic “1” and “0”. Pins 6 and 7 of the CY25561 recognize a logic state by the voltage applied to the respective pin. These states are defined as “0” (Low), “M” (Middle), and

“1” (One). Each of these states has a defined voltage range that is interpreted by the CY25561 as a “0,” “M,” or “1” logic state. Refer to *Table 2* for voltage ranges for each logic state. The CY25561 has two equal value resistors connected internally to pin 6 and pin 7 that produce the default “M” state. Pins 6 and/or 7 can be tied directly to ground or V_{DD} to program a Logic “0” or “1” state, respectively. See examples below.




Figure 1. Tri-level Logic Examples

SSCG Theory of Operation


The CY25561 is a PLL-type clock generator using a proprietary Cypress design. By precisely controlling the bandwidth of the output clock, the CY25561 becomes a low-EMI clock generator. The theory and detailed operation of the CY25561 is discussed in the following sections.

EMI

All digital clocks generate unwanted energy in their harmonics. Conventional digital clocks are square waves with a duty cycle that is very close to 50%. Because of this 50/50-duty cycle, digital clocks generate most of their harmonic energy in the odd harmonics, i.e.; third, fifth, seventh, etc. It is possible to reduce the amount of energy contained in the fundamental and odd harmonics by increasing the bandwidth of the fundamental clock frequency. Conventional digital clocks have a very high Q factor, which means that all of the energy at that frequency is concentrated in a very narrow bandwidth, consequently, higher energy peaks. Regulatory agencies test electronic equipment by the amount of peak energy radiated from the equipment. By reducing the peak energy at the fundamental and harmonic frequencies, the equipment under test is able to satisfy agency requirements for EMI. Conventional methods of reducing EMI have been to use shielding, filtering, multilayer PCBs, etc. The CY25561 uses the approach of reducing the peak energy in the clock by increasing the clock bandwidth, and lowering the Q.

SSCG

SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of change, both peak and cycle to cycle. The CY25561 takes a narrow band digital reference clock in the range of 50–166 MHz and produces a clock that sweeps between a controlled start and stop frequency and precise rate of change. To understand what happens to a clock when SSCG is applied, consider a 65-MHz clock with a 50% duty cycle. From a 65-MHz clock we know the following.



If this clock is applied to the Xin/CLK pin of the CY25561, the output clock at pin 4 (SSCLK) will be sweeping back and forth between two frequencies. These two frequencies, F1 and F2, are used to calculate to total amount of spread or bandwidth applied to the reference clock at pin 1. As the clock is making the transition from F1 to F2, the amount of time and sweep waveform play a very important role in the amount of EMI reduction realized from an SSCG clock.

The modulation domain analyzer is used to visualize the sweep waveform and sweep period. *Figure 3* shows the modulation profile of a 65 MHz SSCG clock. Notice that the actual sweep waveform is not a simple sine or sawtooth waveform. *Figure 3* also shows a scan of the same SSCG clock using a spectrum analyzer. In this scan you can see a 6.48-dB reduction in the peak RF energy when using the SSCG clock.

Modulation Rate

Spectrum Spread Clock Generators utilize frequency modulation (FM) to distribute energy over a specific band of frequencies. The maximum frequency of the clock (Fmax) and minimum frequency of the clock (Fmin) determine this band of frequencies. The time required to transition from Fmin to Fmax and back to Fmin is the period of the Modulation Rate, Tmod. Modulation Rates of SSCG clocks are most commonly referred to in terms of frequency or Fmod = 1/Tmod.

The input clock frequency, Fin, and the internal divider count, Cdiv, determine the Modulation Rate. In some SSCG clock generators, the selected range determines the internal divider count. In other SSCG clocks, the internal divider count is fixed over the operating range of the part. The CY25561 has a fixed divider count, as listed below.



Device	Cdiv
CY25561	2332 (All Ranges)

Example:

Device = CY25561
 Fin = 65 MHz
 Range = S1 = 1, S0 = 0


Then;

Modulation Rate = Fmod = 65 MHz/2332 = 27.9 kHz.



Analyzer **Modulation Profile** **Spectrum**

Figure 2. SSCG Clock, CY25561, Fin = 65 MHz

CY25561 Application Schematic

Figure 3. Application Schematic

The schematic in *Figure 3* above demonstrates how the CY25561 is configured in a typical application. This application is using a 90-MHz reference clock connected to pin 1. Because an external reference clock is used, pin 8 (XOUT) is left unconnected.

Figure 3 shows that pin 6 has no connection, which programs the logic “M” state, due to the internal resistor divider network

of the CY25561. Programming a logic “0” state is as simple as connecting to logic ground, as shown on pin 7 above.

With this configuration, the CY25561 will produce an SSCG clock that is at a center frequency of 90 MHz. Referring to *Table 2*, range “M, 0” at 90 MHz will generate a modulation profile that has a 3.1% peak to peak spread.

Absolute Maximum Ratings^[1, 2]

Supply Voltage (V_{DD}): -0.5V to +6.0V

DC Input Voltage: -0.5V to $V_{DD} + 0.5V$

Junction Temperature -40°C to +140°C

Operating Temperature: 0°C to 70°C

Storage Temperature -65°C to +150°C

Static Discharge Voltage(ESD) 2,000V–Min

Table 2. DC Electrical Characteristics $V_{DD} = 3.3V$, $T = 25^{\circ}C$ and C_L (Pin 4) = 15 pF, unless otherwise noted

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V_{DD}	Power Supply Range	$\pm 10\%$	2.97	3.3	3.63	V
V_{INH}	Input High Voltage	S0 and S1 only.	$0.85V_{DD}$	V_{DD}	V_{DD}	V
V_{INM}	Input Middle Voltage	S0 and S1 only.	$0.40V_{DD}$	$0.50V_{DD}$	$0.60V_{DD}$	V
V_{INL}	Input Low Voltage	S0 and S1 only.	0.0	0.0	$0.15V_{DD}$	V
V_{OH1}	Output High Voltage	$I_{OH} = 6\text{ ma}$	2.4			V
V_{OH2}	Output High Voltage	$I_{OH} = 20\text{ ma}$	2.0			V
V_{OL1}	Output Low Voltage	$I_{OH} = 6\text{ ma}$			0.4	V
V_{OL2}	Output Low Voltage	$I_{OH} = 20\text{ ma}$			1.2	V
C_{in1}	Input Capacitance	Xin/CLK (Pin 1)	3	4	5	pF
C_{in2}	Input Capacitance	Xout (Pin 8)	6	8	10	pF
C_{in2}	Input Capacitance	S0, S1, SSCC (Pins 7,6,5)	3	4	5	pF
I_{DD1}	Power Supply Current	FIN = 65 MHz, CL = 0		23	30	mA
I_{DD2}	Power Supply Current	FIN = 166 MHz, CL = 0		48	60	mA

Table 3. Electrical Timing Characteristics $V_{DD} = 3.3V$, Temp. = 25°C and $C_L = 15\text{ pF}$, unless otherwise noted

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
f_{CLKFR}	Input Clock Frequency Range	$V_{DD} = 3.3V$	50		166	MHz
t_{RISE}	Clock Rise Time (Pin 4)	SSCLK1 @ 0.4–2.4V	1.1	1.4	1.7	ns
t_{FALL}	Clock Fall Time (Pin 4)	SSCLK1 @ 0.4–2.4V	1.1	1.4	1.7	ns
D_{TYin}	Input Clock Duty Cycle	XIN/CLK (Pin 1)	30	50	70	%
D_{TYout}	Output Clock Duty Cycle	SSCLK1 (Pin 4)	45	50	55	%
C_{CJ1}	Cycle-to-Cycle Jitter	50–100MHz, (S1 = M, S0 = M)	–	150	225	ps
C_{CJ2}	Cycle-to-Cycle Jitter	100–166MHz, (S1 = 1, S0 = M)	–	200	300	ps

Note:


1. Operation at any Absolute Maximum Rating is not implied.
2. **Single Power Supply:** The voltage on any input or I/O pin cannot exceed the power pin during power-up.

Ordering Information

Part Number	Package Type	Product Flow
CY25561SC	8-pin SOIC	Commercial, 0° to 70°C
CY25561SCT	8-pin SOIC–Tape and Reel	Commercial, 0° to 70°C

Package Drawing and Dimensions

8-lead (150-Mil) SOIC S8



All product and company names mentioned in this document are the trademarks of their respective holders.

Document History Page

Document Title: CY25561 Spread Spectrum Clock Generator Document Number: 38-07242				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	115369	07/05/02	OXC	New Data Sheet
*A	119443	10/17/02	RGL	Corrected the values in the Absolute Maximum Ratings to match the device.
*B	122694	12/27/02	RBI	Added power up requirements to maximum rating information.