
SGLS140 - NOVEMBER 2002

- Controlled Baseline

 One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- [†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator with Fixed Delay Time of 200 ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from V_{DD} ≥ 1.1 V
- SO-8 Package



typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses TI part numbers TPS3307–18 and SMJ320C6201B.




Figure 1. Applications Using the TPS3307-18

description

The TPS3307-18 is a micropower supply voltage supervisor designed for circuit initialization primarily in automotive DSP and processor-based systems, which require more than one supply voltage.

The TPS3307-18 is designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj,. The adjustable SENSE input allows the monitoring of any supply voltage >1.25 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SGLS140 - NOVEMBER 2002

description (continued)

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.

DEVICE	NOMINAL SUPERVISED VOLTAGE			THRESHOLD VOLTAGE (TYP)			
	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3	
TPS3307-18	3.3 V	1.8 V	User defined	2.93 V	1.68 V	1.25 V†	
			User defined				

SUPPLY VOLTAGE MONITORING

[†]The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on, $\overline{\text{RESET}}$ is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps $\overline{\text{RESET}}$ active as long as SENSEn remain below the threshold voltage V_{IT+}.

An internal timer delays the return of the RESET output to the inactive state (high) to ensure proper system reset. The delay time, $t_{d typ}$ = 200 ms, starts after all SENSEn inputs have risen above the threshold voltage V_{IT+} . When the voltage at any SENSE input drops below the threshold voltage V_{IT-} , the RESET output becomes active (low) again.

The TPS3307-18 incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3307-18 includes an active-high RESET output.

The device is available in a standard 8-pin SO package, and is characterized for operation over a temperature range of –55°C to 125°C.

ORDERING INFORMATION

TA	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	Small Outline (D)	Tape and Reel	TPS3307-18MDREP	30718E

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

MR	SENSE1>VIT1	SENSE2>VIT2	SENSE3>VIT3	RESET	RESET				
L	Х	Х	Х	L	Н				
н	0	0	0	L	н				
н	0	0	1	L	н				
н	0	1	0	L	н				
н	0	1	1	L	н				
н	1	0	0	L	н				
н	1	0	1	L	н				
н	1	1	0	L	н				
Н	1	1	1	Н	L				


FUNCTION/TRUTH TABLES

X = Don't care




SGLS140 - NOVEMBER 2002

functional block diagram



timing diagram





SGLS140 - NOVEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note1)	
Maximum low output current, I _{OL}	
Maximum high output current, IOH	–5 mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±20 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	
Storage temperature range, T _{stg} (see Note 2)	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, VDD	2	6	V
Input voltage at MR and SENSE3, VI	0	V _{DD} +0.3	V
Input voltage at SENSE1 and SENSE2, VI	0	(V _{DD} +0.3)V _{IT} /1.25V	V
High-level input voltage at MR, VIH	0.7xV _{DD}		V
Low-level input voltage at MR, VIL		0.3×V _{DD}	V
Input transition rise and fall rate at \overline{MR} , $\Delta t/\Delta V$		50	ns/V
Operating free-air temperature range, T _A	-55	125	°C



NOTE 2: Long-term, high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/sc/ep for more information.

SGLS140 - NOVEMBER 2002

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
			$V_{DD} = 2 V \text{ to } 6 V,$	I _{OH} = -20 μA	V _{DD} - 0.2V			
∨он	High-level output voltage		V _{DD} = 3.3 V,	I _{OH} = -2 mA	V _{DD} - 0.4V			V
			V _{DD} = 6 V,	I _{OH} = -3 mA	V _{DD} - 0.4V			
	Low-level output voltage		$V_{DD} = 2 V \text{ to } 6 V,$	l _{OL} = 20 μA			0.2	
VOL			V _{DD} = 3.3 V,	I _{OL} = 2 mA			0.4	V
		V _{DD} = 6 V,	I _{OL} = 3 mA			0.4		
	Power-up reset voltage (see Note 2)		$V_{DD} \ge 1.1 \text{ V},$	I _{OL} = 20 μA			0.4	V
VIT–	Negative-going input threshold voltage (see Note 3)	VSENSE3	V _{DD} = 2 V to 6 V		1.2	1.25	1.29	V
		VSENSE2			1.6	1.68	1.73	.,
		VSENSE1			2.8	2.93	3.02	V
	Hysteresis at VSENSEn input		V _{IT} _ = 1.25 V		2	10	30	mV
V _{hys}			V _{IT} _ = 1.68 V		2	15	40	
,		V _{IT} _ = 2.93 V		3	30	60		
		MR	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}},$	V _{DD} = 6 V		-130	-180	μA
	I Path Jacob Constant and an and	SENSE1	VSENSE1 = V _{DD}	= 6 V		5	8	
ΙΗ	High-level input current	SENSE2	VSENSE2 = V _{DD}	= 6 V		6	9	
		SENSE3	VSENSE3 = V_{DD}		-1		1	
		MR	$\overline{MR} = 0 V,$	V _{DD} = 6 V		-430	-600	μA
۱L	Low-level input current	SENSEn	VSENSE1,2,3 = 0	V	-1		1	
IDD	Supply current						40	μΑ
Ci	Input capacitance		$V_{I} = 0 V \text{ to } V_{DD}$			10		pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

NOTES: 3. The lowest supply voltage at which RESET becomes active. t_r, $V_{DD} \ge 15 \,\mu s/V$

4. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 µF) should be placed close to the supply terminals.



SGLS140 - NOVEMBER 2002

timing requirements at V_DD = 2 V to 6 V, R_L = 1 M\Omega, C_L = 50 pF, T_A = 25 ^{\circ}C


PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT
t _w Pulse width	SENSEn	VSENSEnL = VIT0.2 V,	VSENSEnH = VIT+ +0.2 V	6	10		μs	
	MR	$V_{IH} = 0.7 \times V_{DD},$	$V_{IL} = 0.3 \times V_{DD}$	100	150		ns	

switching characteristics at V_DD = 2 V to 6 V, R_L = 1 M\Omega, C_L = 50 pF, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
^t d	Delay time		$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V,}}{MR} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	140	200	280	ms
^t PHL	Propagation (delay) time, high-to-low level output	MR to RESET MR to RESET	VI(SENSEn) ≥ VIT+ +0.2 V,			600	
^t PLH	Propagation (delay) time, low-to-high level output	MR to RESET MR to RESET	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200		ns
^t PHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET	VIH = VIT+ +0.2 V, VIL = VIT0.2 V,			-	
^t PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET	$\overline{\text{MR}} \ge 0.7 \times \text{V}_{\text{DD}}$		1	5	μs



SGLS140 - NOVEMBER 2002




TYPICAL CHARACTERISTICS



SGLS140 - NOVEMBER 2002

TYPICAL CHARACTERISTICS






SGLS140 - NOVEMBER 2002

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated