



- Qualified for Military Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200 \text{ pF}$ ,  $R = 0$ )
- Triple Supervisory Circuits for DSP and Processor-Based Systems
- Power-On Reset Generator with Fixed Delay Time of 200 ms, No External Capacitor Needed
- Temperature-Compensated Voltage Reference
- Maximum Supply Current of  $40 \mu\text{A}$
- Supply Voltage Range . . . 2 V to 6 V
- Defined RESET Output from  $V_{DD} \geq 1.1 \text{ V}$
- CDIP-8 and LCCC-20 Packages
- Temperature Range . . .  $-55^\circ\text{C}$  to  $125^\circ\text{C}$

#### typical applications

Figure 1 lists some of the typical applications for the TPS3307 family, and a schematic diagram for a processor-based system application. This application uses TI part numbers TPS3307-18 and SMJ320C6201B.



NC – No internal connection



- Military applications using DSPs, Microcontrollers or Microprocessors
- Industrial Equipment
- Programmable Controls

**Figure 1. Applications Using the TPS3307-18**

#### description

The TPS3307-18 is a micropower supply voltage supervisor designed for circuit initialization primarily in automotive DSP and processor-based systems, which require more than one supply voltage.

The TPS3307-18 is designed for monitoring three independent supply voltages: 3.3 V/1.8 V/adj.. The adjustable SENSE input allows the monitoring of any supply voltage  $>1.25 \text{ V}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# TPS3307-18M TRIPLE PROCESSOR SUPERVISORS

SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003

## description (continued)

The various supply voltage supervisors are designed to monitor the nominal supply voltage as shown in the following supply voltage monitoring table.

SUPPLY VOLTAGE MONITORING

DEVICE	NOMINAL SUPERVISED VOLTAGE			THRESHOLD VOLTAGE (TYP)		
	SENSE1	SENSE2	SENSE3	SENSE1	SENSE2	SENSE3
TPS3307-18	3.3 V	1.8 V	User defined	2.93 V	1.68 V	1.25 V†

† The actual sense voltage has to be adjusted by an external resistor divider according to the application requirements.

During power-on,  $\overline{\text{RESET}}$  is asserted when the supply voltage  $V_{DD}$  becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps  $\overline{\text{RESET}}$  active as long as SENSEn remain below the threshold voltage  $V_{IT+}$ .

An internal timer delays the return of the  $\overline{\text{RESET}}$  output to the inactive state (high) to ensure proper system reset. The delay time,  $t_{d\text{ typ}} = 200$  ms, starts after all SENSEn inputs have risen above the threshold voltage  $V_{IT+}$ . When the voltage at any SENSE input drops below the threshold voltage  $V_{IT-}$ , the  $\overline{\text{RESET}}$  output becomes active (low) again.

The TPS3307-18 incorporates a manual reset input,  $\overline{\text{MR}}$ . A low level at  $\overline{\text{MR}}$  causes  $\overline{\text{RESET}}$  to become active. In addition to the active-low  $\overline{\text{RESET}}$  output, the TPS3307-18 includes an active-high RESET output.

## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	Ceramic Dual In Line (JG)	TPS3307-18MJGB	TPS3307-18MJGB
	Leadless Ceramic Chip Carrier (FK)	TPS3307-18MFKB	TPS3307-18MFKB

‡ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

## FUNCTION/TRUTH TABLES


$\overline{\text{MR}}$	SENSE1> $V_{IT1}$	SENSE2> $V_{IT2}$	SENSE3> $V_{IT3}$	$\overline{\text{RESET}}$	RESET
L	X	X	X	L	H
H	0	0	0	L	H
H	0	0	1	L	H
H	0	1	0	L	H
H	0	1	1	L	H
H	1	0	0	L	H
H	1	0	1	L	H
H	1	1	0	L	H
H	1	1	1	H	L

X = Don't care




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

functional block diagram



timing diagram



# TPS3307-18M TRIPLE PROCESSOR SUPERVISORS

SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{DD}$ (see Note1)	.....	7 V
All other pins (see Note 1)	.....	-0.3 V to 7 V
Maximum low output current, $I_{OL}$	.....	5 mA
Maximum high output current, $I_{OH}$	.....	-5 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	.....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	.....	$\pm 20$ mA
Continuous total power dissipation	.....	See Dissipation Rating Table
Operating free-air temperature range, $T_A$	.....	-55°C to 125°C
Storage temperature range, $T_{STG}$	.....	-65°C to 150°C
Soldering temperature	.....	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than  $t = 1000$  h continuously.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
JG	1 W	6.25 mW/°C	719 mW	625 mW	375 mW
FK	1.39 W	11.58 mW/°C	869 mW	695 mW	232 mW

## recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, $V_{DD}$	2	6	V
Input voltage at MR and SENSE3, $V_I$	0	$V_{DD}+0.3$	V
Input voltage at SENSE1 and SENSE2, $V_I$	0	$(V_{DD}+0.3)V_{IT}/1.25V$	V
High-level input voltage at MR, $V_{IH}$	$0.7 \times V_{DD}$		V
Low-level input voltage at MR, $V_{IL}$		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at MR, $\Delta t/\Delta V$		50	ns/V
Operating free-air temperature range, $T_A$	-55	125	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT		
$V_{OH}$	High-level output voltage	$V_{DD} = 2 \text{ V to } 6 \text{ V}, I_{OH} = -20 \mu\text{A}$	$V_{DD} - 0.2\text{V}$		V			
		$V_{DD} = 3.3 \text{ V}, I_{OH} = -2 \text{ mA}$	$V_{DD} - 0.4\text{V}$					
		$V_{DD} = 6 \text{ V}, I_{OH} = -3 \text{ mA}$	$V_{DD} - 0.4\text{V}$					
$V_{OL}$	Low-level output voltage	$V_{DD} = 2 \text{ V to } 6 \text{ V}, I_{OL} = 20 \mu\text{A}$	0.2		V			
		$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$	0.4					
		$V_{DD} = 6 \text{ V}, I_{OL} = 3 \text{ mA}$	0.4					
Power-up reset voltage (see Note 2)		$V_{DD} \geq 1.1 \text{ V}, I_{OL} = 20 \mu\text{A}$	0.4		V			
$V_{IT-}$	Negative-going input threshold voltage (see Note 3)	$V_{SENSE3}$	1.22		1.25	1.29		
		$V_{SENSE2}$	1.64		1.68	1.73		
		$V_{SENSE1}$	2.86		2.93	3.02		
$V_{hys}$	Hysteresis at $V_{SENSEn}$ input	$V_{IT-} = 1.25 \text{ V}$	2		10	30		
		$V_{IT-} = 1.68 \text{ V}$	2		15	40		
		$V_{IT-} = 2.93 \text{ V}$	3		30	60		
$I_H$	High-level input current	$\overline{MR}$	$MR = 0.7 \times V_{DD}, V_{DD} = 6 \text{ V}$		-130	-180		
		$SENSE1$	$V_{SENSE1} = V_{DD} = 6 \text{ V}$		5	8		
		$SENSE2$	$V_{SENSE2} = V_{DD} = 6 \text{ V}$		6	9		
		$SENSE3$	$V_{SENSE3} = V_{DD}$		-25	25		
$I_L$	Low-level input current	$\overline{MR}$	$MR = 0 \text{ V}, V_{DD} = 6 \text{ V}$		-430	-600		
		$SENSEn$	$V_{SENSE1,2,3} = 0 \text{ V}$		-1	1		
$I_{DD}$	Supply current				40			
$C_i$	Input capacitance	$V_I = 0 \text{ V to } V_{DD}$	10		pF			

NOTES: 2. The lowest supply voltage at which RESET becomes active.  $t_r, V_{DD} \geq 15 \mu\text{s/V}$

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1  $\mu\text{F}$ ) should be placed close to the supply terminals.

# TPS3307-18M

## TRIPLE PROCESSOR SUPERVISORS

SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003

**timing requirements at  $V_{DD} = 2 \text{ V to } 6 \text{ V}$ ,  $R_L = 1 \text{ M}\Omega$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_w$ Pulse width	SENSEn	$V_{SENSEnL} = V_{IT_-} - 0.2 \text{ V}$ , $V_{SENSEnH} = V_{IT_+} + 0.2 \text{ V}$	6	10		$\mu\text{s}$
	MR	$V_{IH} = 0.7 \times V_{DD}$ , $V_{IL} = 0.3 \times V_{DD}$	100	150		ns

**switching characteristics at  $V_{DD} = 2 \text{ V to } 6 \text{ V}$ ,  $R_L = 1 \text{ M}\Omega$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_d$	Delay time	$V_{I(SENSEn)} \geq V_{IT_+} + 0.2 \text{ V}$ , $MR \geq 0.7 \times V_{DD}$ , See timing diagram	140	200	280	ms
$t_{PHL}$	Propagation (delay) time, high-to-low level output	$\overline{MR}$ to $\overline{RESET}$ $\overline{MR}$ to RESET		200	600	ns
$t_{PLH}$	Propagation (delay) time, low-to-high level output	$\overline{MR}$ to $\overline{RESET}$ $\overline{MR}$ to RESET				
$t_{PHL}$	Propagation (delay) time, high-to-low level output	SENSEn to $\overline{RESET}$				
$t_{PLH}$	Propagation (delay) time, low-to-high level output	SENSEn to RESET		1	5	$\mu\text{s}$

## TYPICAL CHARACTERISTICS




Figure 2




Figure 3




Figure 4




Figure 5

# TPS3307-18M

## TRIPLE PROCESSOR SUPERVISORS

SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003

### TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8





Figure 9

## MECHANICAL INFORMATION

**FK (S-CQCC-N\*\*)**

28 TERMINAL SHOWN

**LEADLESS CERAMIC CHIP CARRIER**



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004


# TPS3307-18M TRIPLE PROCESSOR SUPERVISORS

SGLS133A – JANUARY 2003 – REVISED DECEMBER 2003

## MECHANICAL INFORMATION

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE



4040107/C 08/96

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - E. Falls within MIL-STD-1835 GDIP1-T8

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9959101Q2A	ACTIVE	LCCC	FK	20	1	None	POST-PLATE	Level-NC-NC-NC
5962-9959101QPA	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC
TPS3307-18MFKB	ACTIVE	LCCC	FK	20	1	None	POST-PLATE	Level-NC-NC-NC
TPS3307-18MJG	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC
TPS3307-18MJGB	ACTIVE	CDIP	JG	8	1	None	A42 SNPB	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE




- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification.
  - Falls within MIL STD 1835 GDIP1-T8

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. The terminals are gold plated.

E. Falls within JEDEC MS-004

4040140/D 10/96

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	amplifier.ti.com	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	dataconverter.ti.com	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	dsp.ti.com	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	interface.ti.com	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	logic.ti.com	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	power.ti.com	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	microcontroller.ti.com	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address:    Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated