SCAS617A - OCTOBER 1998 - REVISED JUNE 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down-Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

description

This 32-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH32244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH32244A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SN74LVCH32244A 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS617A - OCTOBER 1998 - REVISED JUNE 1999


GKE PACKAGE (TOP VIEW)



terminal assignments

6	1A2	1A4	2A2	2A4	3A2	3A4	4A2	4A3	5A2	5A4	6A2	6A4	7A2	7A4	8A2	8A3
5	1A1	1A3	2A1	2A3	3A1	3A3	4A1	4A4	5A1	5A3	6A1	6A3	7A1	7A3	8A1	8A4
4	2OE	GND	VCC	GND	GND	VCC	GND	3OE	6OE	GND	VCC	GND	GND	VCC	GND	7OE
3	10E	GND	VCC	GND	GND	VCC	GND	4OE	5OE	GND	VCC	GND	GND	VCC	GND	8OE
2	1Y1	1Y3	2Y1	2Y3	3Y1	3Y3	4Y1	4Y4	5Y1	5Y3	6Y1	6Y3	7Y1	7Y3	8Y1	8Y4
1	1Y2	1Y4	2Y2	2Y4	3Y2	3Y4	4Y2	4Y3	5Y2	5Y4	6Y2	6Y4	7Y2	7Y4	8Y2	8Y3
	Α	В	С	D	Е	F	G	Н	J	K	L	M	N	Р	R	Т

logic diagram (positive logic)





SCAS617A - OCTOBER 1998 - REVISED JUNE 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high-impedance or power-off state, VO
(see Note 1)
Voltage range applied to any output in the high or low state, VO
(see Notes 1 and 2)—0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)
Output clamp current, I_{OK} ($V_O < 0$)
Continuous output current, I _O ±50 m/s
Continuous current through each V _{CC} or GND±100 m/s
Package thermal impedance, θ _{JA} (see Note 3)
Storage temperature range, T _{stq} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	3.6	V
VCC	Supply voltage	Data retention only	1.5		V
V _{IH} Hi		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V
		V _{CC} = 2.7 V to 3.6 V	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8	
۷ _I	Input voltage	•	0	5.5	V
V _O	Outrot valta as	High or low state	0	Vcc	V
	Output voltage	3-state	0	5.5	V
		V _{CC} = 1.65 V		-4	
1	High-level output current	V _{CC} = 2.3 V		-8	A
ЮН		V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
	Lave lavel autout avenue	V _{CC} = 2.3 V		8	mA
lOL	Low-level output current	V _{CC} = 2.7 V		12	
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate		10	ns/V	
TA	Operating free-air temperature	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v _{cc}	MIN TYPT MAX	UNIT		
	$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} -0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2]		
Voн	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7	V		
VOH .	I _{OH} = -12 mA	2.7 V	2.2	v		
	10H = -12 111A	3 V	2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.2			
	$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V	0.2			
	$I_{OL} = 4 \text{ mA}$	1.65 V	0.45			
VOL	$I_{OL} = 8 \text{ mA}$	2.3 V	0.7	V		
	$I_{OL} = 12 \text{ mA}$	2.7 V	0.4			
	$I_{OL} = 24 \text{ mA}$	3 V	0.55			
lį	$V_1 = 0 \text{ to } 5.5 \text{ V}$	3.6 V	±5	μΑ		
	V _I = 0.58 V	1.65 V	25	μΑ		
	V _I = 1.07 V	1.05 V	-25			
	V _I = 0.7 V	2.3 V	45			
I _I (hold)	V _I = 1.7 V	2.5 V	–45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V		-75	1		
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V	±500			
l _{off}	V_I or $V_O = 5.5 V$	0	±10	μΑ		
loz	$V_{O} = 0 \text{ to } 5.5 \text{ V}$	3.6 V	±10	μΑ		
loo	$V_I = V_{CC}$ or GND $I_{O} = 0$	3.6 V	20			
lcc	$3.6 \text{ V} \le \text{V}_{1} \le 5.5 \text{ V}$	3.0 V	20	μΑ		
ΔlCC	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V	500	μΑ		
C _i	$V_I = V_{CC}$ or GND	3.3 V	5.5	pF		
Co	$V_O = V_{CC}$ or GND	3.3 V	6	pF		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	А	Υ	¶	¶	¶	¶		4.7	1.1	4.1	ns
t _{en}	ŌE	Υ	¶	¶	1	¶		5.8	1	4.6	ns
^t dis	ŌE	Y	¶	¶	1	¶		6.2	1.8	5.8	ns
t _{sk(o)} #										1.5	ns

This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This applies in the disabled state only.


[#] Skew between any two outputs of the same package switching in the same direction


operating characteristics, T_A = 25°C


	PARAMETER	TEST	V _{CC} = 1.8 V V _{CC} = 2.5 V V _{CC} = 3		V _{CC} = 3.3 V	UNIT		
PARAMETER			CONDITIONS	TYP	TYP	TYP	UNIT	
C _{pd} Power dissipation capacitance per buffer/driver		Outputs enabled	f = 10 MHz	†	†	34	pF	
		Outputs disabled	1 = 10 WIFIZ	†	†	4	pΓ	


[†] This information was not available at the time of publication.


PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$















NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated