

4-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD75P4308 replaces the μ PD754304's internal mask ROM with a one-time PROM and features expanded ROM capacity.

Because the μ PD75P4308 supports programming by users, it is suitable for use in prototype testing for system development using the μ PD754302 and 754304 products, and for use in small-lot production.

Detailed descriptions of functions are provided in the following document. Be sure to read the document before designing.

μ PD754304 User's Manual: U10123E

FEATURES

- Compatible with μ PD754304
- Memory capacity:
 - PROM : 8192×8 bits
 - RAM : 256×4 bits
- Can operate in the same power supply voltage as the mask version μ PD754304
 - $V_{DD} = 1.8$ to 5.5 V
- Adopts a compact shrink SOP package

ORDERING INFORMATION

Part Number	Package
μ PD75P4308GS	36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)

Caution On-chip pull-up resistors by mask option are not provided.

The information in this document is subject to change without notice.

OVERVIEW OF FUNCTIONS


Item		Function	
Instruction execution time		<ul style="list-style-type: none"> • 0.95, 1.91, 3.81, or 15.3 μs (system clock: @ 4.19 MHz) • 0.67, 1.33, 2.67, or 10.7 μs (system clock: @ 6.0 MHz) 	
Internal memory	PROM	8192 \times 8 bits	
	RAM	256 \times 4 bits	
General-purpose register		<ul style="list-style-type: none"> • 4-bit manipulation: 8 registers \times 4 banks • 8-bit manipulation: 4 registers \times 8 banks 	
I/O ports	CMOS input	8	Connection of on-chip pull-up resistors can be specified by software: 7
	CMOS I/O	18	Connection of on-chip pull-up resistors can be specified by software: 18
	N-ch open-drain I/O	4	13-V withstand voltage
	Total	30	
Timers		3 channels <ul style="list-style-type: none"> • 8-bit timer/event counter: 2 channels (Can be used as a 16-bit timer/event counter) • 8-bit basic interval timer/watchdog timer: 1 channel 	
Serial interface		<ul style="list-style-type: none"> • 3-wire serial I/O mode ... MSB/LSB-first switchable • 2-wire serial I/O mode 	
Bit sequential buffer		16 bits	
Clock output (PCL)		<ul style="list-style-type: none"> • Φ, 524, 262, 65.5 kHz (system clock: @ 4.19 MHz) • Φ, 750, 375, 93.8 kHz (system clock: @ 6.0 MHz) 	
Vectored interrupts		External: 3, Internal: 4	
Test input		External: 1	
System clock oscillator		Ceramic/crystal oscillator	
Standby functions		STOP mode/HALT mode	
Operating ambient temperature		$T_A = -40$ to $+85^\circ\text{C}$	
Power supply voltage		$V_{DD} = 1.8$ to 5.5 V	
Package		36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)	

CONTENTS

1. PIN CONFIGURATION (Top View)	4
2. BLOCK DIAGRAM	5
3. PIN FUNCTIONS	6
3.1 Port Pins	6
3.2 Non-port Pins	8
3.3 Pin I/O Circuits	9
3.4 Recommended Connection of Unused Pins	11
4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE	12
4.1 Differences between Mk I Mode and Mk II Mode	12
4.2 Setting of Stack Bank Selection (SBS) Register	13
5. DIFFERENCES BETWEEN μPD75P4308 AND μPD754302, 754304	14
6. MEMORY CONFIGURATION	15
7. INSTRUCTION SET	17
8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY	28
8.1 Operation Modes for Program Memory Write/Verify	28
8.2 Program Memory Write Procedure	29
8.3 Program Memory Read Procedure	30
8.4 One-Time PROM Screening	31
9. ELECTRICAL SPECIFICATIONS	32
10. CHARACTERISTIC CURVES (FOR REFERENCE ONLY).....	45
11. PACKAGE DRAWINGS.....	47
12. RECOMMENDED SOLDERING CONDITIONS	48
APPENDIX A. COMPARISON OF μPD750004, 754304, AND 75P4308 FUNCTIONS.....	49
APPENDIX B. DEVELOPMENT TOOLS	51
APPENDIX C. RELATED DOCUMENTS	55

1. PIN CONFIGURATION (Top View)

- 36-pin plastic shrink SOP (300 mil, 0.8 mm pitch)
μPD75P4308GS




Note Connect V_{PP} directly to V_{DD} during normal operations.

PIN IDENTIFICATIONS

P00 to P03	: Port0	SI	: Serial Input
P10 to P13	: Port1	SO	: Serial Output
P20 to P23	: Port2	SB0	: Serial Bus 0
P30 to P33	: Port3	RESET	: Reset
P50 to P53	: Port5	TI0, 1	: Timer Input 0, 1
P60 to P63	: Port6	PTO0, 1	: Programmable Timer Output 0, 1
P70 to P73	: Port7	PCL	: Programmable Clock
P80, P81	: Port8	INT0, 1, 4	: External Vectored Interrupt 0, 1, 4
KR0 to KR7	: Key Return 0 to 7	INT2	: External Test Input 2
VDD	: Positive Power Supply	X1, 2	: System Clock Oscillation 1, 2
VSS	: GND	MD0 to 3	: Mode Selection 0 to 3
VPP	: Programming Power Supply	D0 to D7	: Data Bus 0 to 7
SCK	: Serial Clock		

★ 2. BLOCK DIAGRAM



3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin name	I/O	Alternate function	Function	8-bit I/O	After reset	I/O Circuit type ^{Note 1}
P00	Input	INT4	4-bit input port (PORT0). For P01 to P03, connections of on-chip pull-up resistors are software-specifiable in 3-bit units.	No	Input	
P01	I/O	\overline{SCK}				<F>-A
P02	I/O	SO/SB0				<F>-B
P03	Input	SI				-C
P10	Input	INT0	4-bit input port (PORT1). Connections of on-chip pull-up resistors are software-specifiable in 4-bit units. Noise elimination circuit can be selected only for P10/INT0.	No	Input	-C
P11		INT1				
P12		INT2				
P13		TI0/TI1				
P20	I/O	PTO0	4-bit I/O port (PORT2). Connections of on-chip pull-up resistors are software-specifiable in 4-bit units.	No	Input	E-B
P21		PTO1				
P22		PCL				
P23		—				
P30	I/O	MD0	Programmable 4-bit I/O port (PORT3). Input and output can be specified in single-bit units. Connections of on-chip pull-up resistors are software-specifiable in 4-bit units.	No	Input	E-B
P31		MD1				
P32		MD2				
P33		MD3				
★ P50 ^{Note 2}	I/O	D4	N-ch open-drain 4-bit input/output port (PORT5). 13-V withstand during open-drain. Data input/output pin for program memory (PROM) write/verify (upper 4 bits).	No	High-impedance	M-E
P51 ^{Note 2}		D5				
P52 ^{Note 2}		D6				
P53 ^{Note 2}		D7				

Notes 1. Circuit types in brackets indicate Schmitt trigger input.

2. Low-level input leakage current increases when input instructions or bit manipulation instructions are executed.

3.1 Port Pins (2/2)

★

Pin name	I/O	Alternate function	Function	8-bit I/O	After reset	I/O Circuit type ^{Note}	
P60	I/O	KR0/D0	Programmable 4-bit I/O port (PORT6). Input and output can be specified in single-bit units. Connections of on-chip pull-up resistors are software-specifiable in 4-bit units. Data input/output pin for program memory (PROM) write/verify (lower 4 bits).	Yes	Input	<F>-A	
P61		KR1/D1					
P62		KR2/D2					
P63		KR3/D3					
P70	I/O	KR4	4-bit I/O port (PORT7). Connections of on-chip pull-up resistors are software-specifiable in 4-bit units.			Input	<F>-A
P71		KR5					
P72		KR6					
P73		KR7					
P80	I/O	—	2-bit I/O port (PORT8). Connections of on-chip pull-up resistors are software-specifiable in 2-bit units.	No		Input	E-B
P81		—					

Note Circuit types in brackets indicate the Schmitt trigger input.

3.2 Non-port Pins

Pin name	I/O	Alternate function	Function		After reset	I/O Circuit type ^{Note 1}
TI0/TI1	Input	P13	External event pulse input to timer/event counter		Input	-C
PTO0	Output	P20	Timer/event counter output		Input	E-B
PTO1		P21				
PCL		P22	Clock output			
$\overline{\text{SCK}}$	I/O	P01	Serial clock I/O		Input	<F>-A
SO/SB0		P02	Serial data output Serial data bus I/O			<F>-B
SI	Input	P03	Serial data input			
INT4	Input	P00	Edge-triggered vectored interrupt input (triggered by both rising and falling edges).		—	
INT0		P10	Edge-triggered vectored interrupt input (detected edge is selectable). Noise elimination circuit selectable in INT0/P10.	Noise elimination circuit appended/asynchronous selectable	—	-C
INT1		P11		Asynchronous		
INT2		P12	Rising edge-triggered test input	Asynchronous		
KR0 to KR3	Input	P60/D0 to P63/D3	Falling edge-triggered testable input		Input	<F>-A
KR4 to KR7		P70 to P73				
X1	Input	—	Ceramic/crystal connection for system clock oscillation. If using an external clock, input it to X1 and input the inverted clock to X2.		—	—
X2	—					
$\overline{\text{RESET}}$	Input	—	System reset input		—	
MD0 to MD3	Input	P30 to P33	Mode selection for program memory (PROM) write/verify.		Input	E-B
D0 to D3	I/O	P60/KR0 to P63/KR3	Data bus pin for program memory (PROM) write/verify.		Input	<F>-A
D4 to D7		P50 to P53				M-E
V _{pp} ^{Note 2}	—	—	Program supply voltage in program memory (PROM) write/verify mode. In normal operation mode, connect directly to V _{DD} . Apply +12.5 V in PROM write/verify mode.		—	—
V _{DD}	—	—	Positive power supply		—	—
V _{SS}	—	—	Ground		—	—


Notes 1. Circuit types in brackets indicate Schmitt trigger input.

2. During normal operation, the V_{PP} pin will not operate normally unless connected to V_{DD} pin.


3.3 Pin I/O Circuits

The equivalent circuits for the μPD75P4308's pin are shown in simplified schematic diagrams below.

(1/2)



(2/2)



★ 3.4 Recommended Connection of Unused Pins

Pin	Recommended connection
P00/INT4	Connect to Vss or VDD.
P01/ $\overline{\text{SCK}}$	Connect individually to Vss or VDD via a resistor.
P02/SO/SB0	
P03/SI	Connect to Vss.
P10/INT0 to P12/INT2	Connect to Vss or VDD.
P13/TI0/TI1	
P20/PTO0	Input mode : connect individually to Vss or VDD via a resistor. Output mode: open
P21/PTO1	
P22/PCL	
P23	
P30/MD0 to P33/MD3	
P50 to P53	Connect to Vss.
P60/KR0 to P63/KR3	Input mode : connect individually to Vss or VDD via a resistor. Output mode: open
P70/KR4 to P73/KR7	
P80, P81	
VPP	Be sure to connect directly to VDD.

4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

Setting a stack bank selection (SBS) register for the μPD75P4308 enables the program memory to be switched between the Mk I mode and the Mk II mode. This capability enables the evaluation of the μPD754302 or 754304 using the μPD75P4308.

When the SBS bit 3 is set to 1: sets Mk I mode (corresponds to Mk I mode of μPD754302 and 754304)

When the SBS bit 3 is set to 0: sets Mk II mode (corresponds to Mk II mode of μPD754302 and 754304)

4.1 Differences between Mk I Mode and Mk II Mode

Table 4-1 lists the differences between the Mk I mode and the Mk II mode of the μPD75P4308.

Table 4-1. Differences between Mk I Mode and Mk II Mode

Item		Mk I Mode	Mk II Mode
Program counter		PC ₁₂₋₀	
Program memory (bytes)		8192	
Data memory (bits)		256 × 4	
Stack	Stack bank	Memory bank 0	
	Stack bytes	2 bytes	3 bytes
Instruction	BRA !addr1 CALLA !addr1	Not provided	Provided
	CALL !addr	3 machine cycles	4 machine cycles
Instruction execution time	CALLF !faddr	2 machine cycles	3 machine cycles
Supported mask ROM versions		Mk I mode of μPD754302 and 754304	Mk II mode of μPD754302 and 754304


- ★ **Caution** The Mk II mode supports 16 Kbytes or more of program area in the 75X and 75XL Series. This mode allows the software compatibility with 16-Kbyte or more versions to be improved. Compared with the Mk I mode, selecting the Mk II mode increases the stack bytes by one during execution of the subroutine call instruction. When a CALL !addr or CALLF !faddr instruction is used, the instruction execution time increases by one machine cycle. Therefore, if RAM efficiency or throughput is more important than software compatibility, use the Mk I mode.

4.2 Setting of Stack Bank Selection (SBS) Register

Use the stack bank selection register to switch between the Mk I mode and the Mk II mode. Figure 4-1 shows the format for doing this.

The stack bank selection register is set using a 4-bit memory manipulation instruction. When using the Mk I mode, be sure to initialize the stack bank selection register to 1000B at the beginning of the program. When using the Mk II mode, be sure to initialize it to 0000B.

Figure 4-1. Format of Stack Bank Selection Register



- Cautions**
1. SBS3 is set to "1" after $\overline{\text{RESET}}$ input, and consequently the CPU operates in the Mk I mode. When using instructions for the Mk II mode, set SBS3 to "0" to enter the Mk II mode before using the instructions.
 2. When using the Mk II mode, execute a subroutine call instruction and an interrupt instruction after $\overline{\text{RESET}}$ input and after setting the stack bank selection register.

5. DIFFERENCES BETWEEN μ PD75P4308 AND μ PD754302, 754304

The μ PD75P4308 replaces the internal mask ROM in the μ PD754302 and 754304 with a one-time PROM and features expanded ROM capacity. The μ PD75P4308's Mk I mode supports the Mk I mode in the μ PD754302 and 754304 and the μ PD75P4308's Mk II mode supports the Mk II mode in the μ PD754302 and 754304.

Table 5-1 lists differences among the μ PD75P4308 and the μ PD754302 and 754304. Be sure to check the differences between corresponding versions beforehand, especially when a PROM version is used for debugging or prototype testing of application systems and later the corresponding mask ROM version is used for full-scale production.

For details of CPU functions and incorporated hardware, refer to μ PD754304 User's Manual (U10123E).

Table 5-1. Differences between μ PD75P4308 and μ PD754302, 754304

Item		μ PD754302	μ PD754304	μ PD75P4308
Program counter		11-bit	12-bit	13-bit
Program memory (bytes)		Mask ROM 2048	Mask ROM 4096	One-time PROM 8192
Data memory (\times 4 bits)		256		
Mask options	Pull-up resistor for PORT5	Yes (On-chip/not on-chip specifiable)		No (On-chip not possible)
	Wait time in $\overline{\text{RESET}}$ state	Yes (Selectable from $2^{17}/f_x$ and $2^{15}/f_x$) ^{Note}		No (fixed at $2^{15}/f_x$) ^{Note}
★ ★ Pin configuration	Pins 5 to 8	P33-P30		P33/MD3-P30/MD0
	Pin 19	IC		V _{PP}
	Pins 29 to 32	P63/KR3-P60/KR0		P63/KR3/D3-P60/KR0/D0
	Pins 33 to 36	P53-P50		P53/D7-P50/D4
Other		Noise resistance and noise radiation may differ due to the different circuit complexities and mask layouts.		


Note $2^{17}/f_x$: 21.8 ms @6.0-MHz operation, 31.3 ms @4.19-MHz operation.

$2^{15}/f_x$: 5.46 ms @6.0-MHz operation, 7.81 ms @4.19-MHz operation.

Caution Noise resistance and noise radiation are different in PROM version and mask ROM versions. If using a mask ROM version instead of the PROM version for processes between prototype development and full production, be sure to fully evaluate the CS (not ES) of the mask ROM version.

6. MEMORY CONFIGURATION


Figure 6-1. Program Memory Map



Note Can be used only in the Mk II mode.

Remark For instructions other than those noted above, the “BR PCDE” and “BR PCXA” instructions can be used to branch to addresses with changes in the PC’s lower 8 bits only.

Figure 6-2. Data Memory Map



7. INSTRUCTION SET

(1) Representation and coding formats for operands

In the instruction's operand area, use the following coding format to describe operands corresponding to the instruction's operand representations (for further description, refer to **RA75X Assembler Package User's Manual Language (EEU-1363)**). When there are several codes, select and use just one. Uppercase letters, and + and – symbols are key words that should be entered as they are.

For immediate data, enter an appropriate numerical value or label.

Instead of mem, fmem, pmem, bit, etc., a register flag symbol can be described as a label descriptor (for details, refer to **μPD754304 User's Manual (U10123E)**). Labels that can be entered for fmem and pmem are restricted.

Representation	Coding format
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL–, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label ^{Note}
bit	2-bit immediate data or label
fmem	FB0H-FBFH, FF0H-FFFH immediate data or label
pmem	FC0H-FFFH immediate data or label
addr	0000H-1FFFH immediate data or label
addr1	0000H-1FFFH immediate data or label (in Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H-7FH immediate data (however, bit0 = 0) or label
PORTn	PORT0-PORT3, PORT5-PORT8
IExxx	IEBT, IECSt, IET0, IET1, IE0-IE2, IE4
RBn	RB0-RB3
MBn	MB0, MB15

Note When processing 8-bit data, only even addresses can be specified.

(2) Operation legend

A	: A register; 4-bit accumulator
B	: B register
C	: C register
D	: D register
E	: E register
H	: H register
L	: L register
X	: X register
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC)
DE	: Register pair (DE)
HL	: Register pair (HL)
XA'	: Expansion register pair (XA')
BC'	: Expansion register pair (BC')
DE'	: Expansion register pair (DE')
HL'	: Expansion register pair (HL')
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
PORT _n	: Port n (n = 0 to 3, 5 to 8)
IME	: Interrupt master enable flag
IPS	: Interrupt priority select register
IE _{xxx}	: Interrupt enable flag
RBS	: Register bank select register
MBS	: Memory bank select register
PCC	: Processor clock control register
.	: Delimiter for address and bit
(xx)	: Contents of address xx
xxH	: Hexadecimal data

(3) Description of symbols used in addressing area

*1	MB = MBE·MBS (MBS = 0, 15)	Data memory addressing
*2	MB = 0	
*3	MBE = 0 : MB = 0 (000H-07FH) MB = 15 (F80H-FFFFH) MBE = 1 : MB = MBS (MBS = 0, 15)	
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFFH	
*5	MB = 15, pmem = FC0H-FFFFH	
*6	addr, addr1 = 0000H-1FFFFH	Program memory addressing
*7	addr, addr1 = (Current PC) -15 to (Current PC) -1 (Current PC) +2 to (Current PC) +16	
*8	caddr = 0000H-0FFFFH (PC ₁₂ = 0) or 1000H-1FFFFH (PC ₁₂ = 1)	
*9	faddr = 0000H-07FFFH	
*10	taddr = 0020H-007FH	
*11	addr1 = 0000H-1FFFFH (Mk II mode only)	

- Remarks**
1. MB indicates access-enabled memory banks.
 2. In area *2, MB = 0 for both MBE and MBS.
 3. In areas *4 and *5, MB = 15 for both MBE and MBS.
 4. Areas *6 to *11 indicate corresponding address-enabled areas.

(4) Description of machine cycles

S indicates the number of machine cycles required for skipping of skip-specified instructions. The value of S varies as shown below.

- No skip S = 0
- Skipped instruction is 1-byte or 2-byte instruction S = 1
- Skipped instruction is 3-byte instruction^{Note} S = 2

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

Caution The GETI instruction is skipped for one machine cycle.

One machine cycle equals one cycle (= tcy) of the CPU clock Φ . Use the PCC setting to select among four cycle times.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Transfer	MOV	A, #n4	1	1	$A \leftarrow n4$		String-effect A
		reg1, #n4	2	2	$reg1 \leftarrow n4$		
		XA, #n8	2	2	$XA \leftarrow n8$		String-effect A
		HL, #n8	2	2	$HL \leftarrow n8$		String-effect B
		rp2, #n8	2	2	$rp2 \leftarrow n8$		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \leftarrow A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	$(mem) \leftarrow A$	*3	
		mem, XA	2	2	$(mem) \leftarrow XA$	*3	
		A, reg1	2	2	$A \leftarrow reg1$		
		XA, rp'	2	2	$XA \leftarrow rp'$		
		reg1, A	2	2	$reg1 \leftarrow A$		
		rp'1, XA	2	2	$rp'1 \leftarrow XA$		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftrightarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftrightarrow (HL)$, then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		
Table reference	MOVT	XA, @PCDE	1	3	$XA \leftarrow (PC_{12-8} + DE)_{ROM}$		
		XA, @PCXA	1	3	$XA \leftarrow (PC_{12-8} + XA)_{ROM}$		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM}^{Note}$	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}^{Note}$	*6	

Note As for the B register, only the lower 1 bit is valid.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem_{7-2} + L_{3-2}.bit (L_1 - 0))$	*5	
		CY, @H + mem.bit	2	2	$CY \leftarrow (H + mem_{3-0}.bit)$	*1	
		fmem.bit, CY	2	2	$(fmem.bit) \leftarrow CY$	*4	
		pmem.@L, CY	2	2	$(pmem_{7-2} + L_{3-2}.bit (L_1 - 0)) \leftarrow CY$	*5	
		@H + mem.bit, CY	2	2	$(H + mem_{3-0}.bit) \leftarrow CY$	*1	
Operation	ADDS	A, #n4	1	1 + S	$A \leftarrow A + n4$		carry
		XA, #n8	2	2 + S	$XA \leftarrow XA + n8$		carry
		A, @HL	1	1 + S	$A \leftarrow A + (HL)$	*1	carry
		XA, rp'	2	2 + S	$XA \leftarrow XA + rp'$		carry
		rp'1, XA	2	2 + S	$rp'1 \leftarrow rp'1 + XA$		carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A + (HL) + CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA + rp' + CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 + XA + CY$		
	SUBS	A, @HL	1	1 + S	$A \leftarrow A - (HL)$	*1	borrow
		XA, rp'	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1, XA	2	2 + S	$rp'1 \leftarrow rp'1 - XA$		borrow
	SUBC	A, @HL	1	1	$A, CY \leftarrow A - (HL) - CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA - rp' - CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 - XA - CY$		
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \wedge XA$		
	OR	A, #n4	2	2	$A \leftarrow A \vee n4$		
		A, @HL	1	1	$A \leftarrow A \vee (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \vee rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \vee XA$		
	XOR	A, #n4	2	2	$A \leftarrow A \vee n4$		
		A, @HL	1	1	$A \leftarrow A \vee (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \vee rp'$		
		rp'1, XA	2	2	$rp'1 \leftarrow rp'1 \vee XA$		

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Accumulator manipulate	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment/decrement	INCS	reg	1	1 + S	$reg \leftarrow reg + 1$		reg = 0
		rp1	1	1 + S	$rp1 \leftarrow rp1 + 1$		rp1 = 00H
		@HL	2	2 + S	$(HL) \leftarrow (HL) + 1$	*1	(HL) = 0
		mem	2	2 + S	$(mem) \leftarrow (mem) + 1$	*3	(mem) = 0
	DECS	reg	1	1 + S	$reg \leftarrow reg - 1$		reg = FH
		rp'	2	2 + S	$rp' \leftarrow rp' - 1$		rp' = FFH
Compare	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag manipulate	SET1	CY	1	1	$CY \leftarrow 1$		
	CLR1	CY	1	1	$CY \leftarrow 0$		
	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Memory bit manipulate	SET1	mem.bit	2	2	(mem.bit) \leftarrow 1	*3	
		fmem.bit	2	2	(fmem.bit) \leftarrow 1	*4	
		pmem.@L	2	2	(pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀)) \leftarrow 1	*5	
		@H + mem.bit	2	2	(H+mem ₃₋₀ .bit) \leftarrow 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) \leftarrow 0	*3	
		fmem.bit	2	2	(fmem.bit) \leftarrow 0	*4	
		pmem.@L	2	2	(pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀)) \leftarrow 0	*5	
		@H + mem.bit	2	2	(H+mem ₃₋₀ .bit) \leftarrow 0	*1	
	SKT	mem.bit	2	2 + S	Skip if (mem.bit) = 1	*3	(mem.bit)=1
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 1	*4	(fmem.bit)=1
		pmem.@L	2	2 + S	Skip if (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀)) = 1	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if (H + mem ₃₋₀ .bit) = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀)) = 0	*5	(pmem.@L) = 0
		@H + mem.bit	2	2 + S	Skip if (H + mem ₃₋₀ .bit) = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀)) = 1 and clear	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if (H + mem ₃₋₀ .bit) = 1 and clear	*1	(@H + mem.bit) = 1
	AND1	CY, fmem.bit	2	2	CY \leftarrow CY \wedge (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY \leftarrow CY \wedge (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀))	*5	
		CY, @H + mem.bit	2	2	CY \leftarrow CY \wedge (H + mem ₃₋₀ .bit)	*1	
	OR1	CY, fmem.bit	2	2	CY \leftarrow CY \vee (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY \leftarrow CY \vee (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀))	*5	
		CY, @H + mem.bit	2	2	CY \leftarrow CY \vee (H + mem ₃₋₀ .bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY \leftarrow CY \vee (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY \leftarrow CY \vee (pmem ₇₋₂ + L ₃₋₂ .bit(L ₁₋₀))	*5	
		CY, @H + mem.bit	2	2	CY \leftarrow CY \vee (H + mem ₃₋₀ .bit)	*1	

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Branch	BR ^{Note 1}	addr	—	—	$PC_{12-0} \leftarrow \text{addr}$ (Assembler selects the most appropriate instruction among the following: • BR !addr • BRCB !caddr • BR \$addr)	*6	
		addr1	—	—	$PC_{12-0} \leftarrow \text{addr1}$ (Assembler selects the most appropriate instruction among the following: • BRA !addr1 • BR !addr • BRCB !caddr • BR \$addr1)	*11	
		!addr	3	3	$PC_{12-0} \leftarrow \text{addr}$	*6	
		\$addr	1	2	$PC_{12-0} \leftarrow \text{addr}$	*7	
		\$addr1	1	2	$PC_{12-0} \leftarrow \text{addr1}$		
		PCDE	2	3	$PC_{12-0} \leftarrow PC_{12-8} + DE$		
		PCXA	2	3	$PC_{12-0} \leftarrow PC_{12-8} + XA$		
		BCDE	2	3	$PC_{12-0} \leftarrow BCDE^{\text{Note 2}}$	*6	
		BCXA	2	3	$PC_{12-0} \leftarrow BCXA^{\text{Note 2}}$	*6	
	BRA ^{Note 1}	!addr1	3	3	$PC_{12-0} \leftarrow \text{addr1}$	*11	
	BRCB	!caddr	2	2	$PC_{12-0} \leftarrow PC_{12} + \text{caddr}_{11-0}$	*8	

Notes 1. Shaded areas indicate support for the Mk II mode only.

2. Only the lower 2 bit in the B register is valid.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine stack control	CALLA ^{Note}	!addr1	3	3	$(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow addr1, SP \leftarrow SP - 6$	*11	
	CALL ^{Note}	!addr	3	3	$(SP - 4) (SP - 1) (SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow MBE, RBE, 0, PC_{12}$ $PC_{12-0} \leftarrow addr, SP \leftarrow SP - 4$	*6	
				4	$(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow addr, SP \leftarrow SP - 6$		
	CALLF ^{Note}	!faddr	2	2	$(SP - 4) (SP - 1) (SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow MBE, RBE, 0, PC_{12}$ $PC_{12-0} \leftarrow 00 + faddr, SP \leftarrow SP - 4$	*9	
				3	$(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow 00 + faddr, SP \leftarrow SP - 6$		
	RET ^{Note}		1	3	$MBE, RBE, 0, PC_{12} \leftarrow (SP + 1)$ $PC_{11-0} \leftarrow (SP) (SP + 3) (SP + 2)$ $SP \leftarrow SP + 4$		
					$\times, \times, MBE, RBE \leftarrow (SP + 4)$ $0, 0, 0, PC_{12} \leftarrow (SP + 1)$ $PC_{11-0} \leftarrow (SP) (SP + 3) (SP + 2)$ $SP \leftarrow SP + 6$		
	RETS ^{Note}		1	3 + S	$MBE, RBE, 0, PC_{12} \leftarrow (SP + 1)$ $PC_{11-0} \leftarrow (SP) (SP + 3) (SP + 2)$ $SP \leftarrow SP + 4$ then skip unconditionally		Unconditional
					$\times, \times, MBE, RBE \leftarrow (SP + 4)$ $0, 0, 0, PC_{12} \leftarrow (SP + 1)$ $PC_{11,0} \leftarrow (SP) (SP + 3) (SP + 2)$ $SP \leftarrow SP + 6$ then skip unconditionally		
	RETI		1	3	$MBE, RBE, 0, PC_{12} \leftarrow (SP + 1)$ $PC_{11-0} \leftarrow (SP) (SP + 3) (SP + 2)$ $PSW \leftarrow (SP + 4) (SP + 5), SP \leftarrow SP + 6$		
					$0, 0, 0, PC_{12} \leftarrow (SP + 1)$ $PC_{11-0} \leftarrow (SP) (SP + 3) (SP + 2)$ $PSW \leftarrow (SP + 4) (SP + 5), SP \leftarrow SP + 6$		

Note Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.

Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine stack control	PUSH	rp	1	1	$(SP - 1) (SP - 2) \leftarrow rp, SP \leftarrow SP - 2$		
		BS	2	2	$(SP - 1) \leftarrow MBS, (SP - 2) \leftarrow RBS, SP \leftarrow SP - 2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1) (SP), SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP + 1), RBS \leftarrow (SP), SP \leftarrow SP + 2$		
Interrupt control	EI		2	2	$IME (IPS.3) \leftarrow 1$		
		IE _{xxx}	2	2	$IE_{xxx} \leftarrow 1$		
	DI		2	2	$IME (IPS.3) \leftarrow 0$		
		IE _{xxx}	2	2	$IE_{xxx} \leftarrow 0$		
I/O	IN ^{Note 1}	A, PORT _n	2	2	$A \leftarrow PORT_n \quad (n = 0 - 3, 5 - 8)$		
		XA, PORT _n	2	2	$XA \leftarrow PORT_n + 1, PORT_n \quad (n = 6)$		
	OUT ^{Note 1}	PORT _n , A	2	2	$PORT_n \leftarrow A \quad (n = 2 - 3, 5 - 8)$		
		PORT _n , XA	2	2	$PORT_n + 1, PORT_n \leftarrow XA \quad (n = 6)$		
CPU control	HALT		2	2	Set HALT Mode(PCC.2 $\leftarrow 1$)		
	STOP		2	2	Set STOP Mode(PCC.3 $\leftarrow 1$)		
	NOP		1	1	No Operation		
Special	SEL	RB _n	2	2	$RBS \leftarrow n \quad (n = 0 - 3)$		
		MB _n	2	2	$MBS \leftarrow n \quad (n = 0, 15)$		
	GETI ^{Note 2, 3}	taddr	1	3	<ul style="list-style-type: none"> When using TBR instruction $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ When using TCALL instruction $(SP - 4) (SP - 1) (SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow MBE, RBE, 0, PC_{12}$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ $SP \leftarrow SP - 4$ When using instruction other than TBR or TCALL Execute (taddr) (taddr + 1) instructions 	*10	Determined by referenced instruction
			1	4	<ul style="list-style-type: none"> When using TBR instruction $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ When using TCALL instruction $(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ $SP \leftarrow SP - 6$ When using instruction other than TBR or TCALL Execute (taddr) (taddr + 1) instructions 	*10	Determined by referenced instruction
			1	3	<ul style="list-style-type: none"> When using TBR instruction $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ When using TCALL instruction $(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ $SP \leftarrow SP - 6$ When using instruction other than TBR or TCALL Execute (taddr) (taddr + 1) instructions 	*10	Determined by referenced instruction
			1	4	<ul style="list-style-type: none"> When using TBR instruction $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ When using TCALL instruction $(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ $SP \leftarrow SP - 6$ When using instruction other than TBR or TCALL Execute (taddr) (taddr + 1) instructions 	*10	Determined by referenced instruction

- Notes**
- Before executing the IN or OUT instruction, set MBE to 0 or 1 and set MBS to 15.
 - TBR and TCALL are assembler pseudo-instructions for the GETI instruction's table definitions.
 - Shaded areas indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.

8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The program memory in the μ PD75P4308 is a 8192×8 -bit electrically write-enabled one-time PROM. The pins listed in the table below are used for this one-time PROM's write/verify operations. Clock input from the X1 pin is used instead of address input as a method for updating addresses.

Pin name	Function
V _{PP}	Pin (usually V _{DD}) where programming voltage is applied during program memory write/verify
X1, X2	Clock input pin for address updating during program memory write/verify. Input the X1 pin's inverted signal to the X2 pin.
MD0-MD3	Operation mode selection pin for program memory write/verify
D0/P60/KR0-D3/P63/KR3 (lower 4) D4/P50-D7/P53 (upper 4)	8-bit data I/O pin for program memory write/verify
V _{DD}	Pin where power supply voltage is applied. Power voltage range for normal operation is 1.8 to 5.5 V. Apply 6.0 V for program memory write/verify.

Caution Pins not used for program memory write/verify connect to V_{SS} via a pull-down resistor.

8.1 Operation Modes for Program Memory Write/Verify

When +6 V is applied to the μ PD75P4308's V_{DD} pin and +12.5 V is applied to its V_{PP} pin, program write/verify modes are in effect. Furthermore, the following detailed operation modes can be specified by setting pins MD0 to MD3 as shown below.

Operation mode specification						Operation mode
V _{PP}	V _{DD}	MD0	MD1	MD2	MD3	
+12.5 V	+6 V	H	L	H	L	Zero-clear program memory address
		L	H	H	H	Write mode
		L	L	H	H	Verify mode
		H	×	H	H	Program inhibit mode


× : L or H

★ 8.2 Program Memory Write Procedure

High-speed program memory write can be executed via the following steps.

- (1) Pull down unused pins to V_{SS} via resistors. Set the X1 pin to low.
- (2) Apply +5 V to the V_{DD} and V_{PP} pins.
- (3) Wait 10 μs .
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V to V_{DD} and +12.5 V to V_{PP} .
- (6) Write data using 1-ms write mode.
- (7) Verify mode. If write is verified, go to step (8) and if write is not verified, go back to steps (6) and (7).
- (8) X [= number of write operations from steps (6) and (7)] \times 1 ms additional write
- (9) 4 pulse inputs to the X1 pin updates (increments +1) the program memory address.
- (10) Repeat steps (6) to (9) until the last address is completed.
- (11) Zero-clear mode for program memory addresses.
- (12) Apply +5 V to the V_{DD} and V_{PP} pins.
- (13) Power supply OFF

The following diagram illustrates steps (2) to (9).




★ 8.3 Program Memory Read Procedure

The μ PD75P4308 can read out the program memory contents via the following steps.

- (1) Pull down unused pins to V_{SS} via resistors. Set the X1 pin to low.
- (2) Apply +5 V to the V_{DD} and V_{PP} pins.
- (3) Wait 10 μ s.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V to V_{DD} and +12.5 V to V_{PP} .
- (6) Verify mode. When a clock pulse is input to the X1 pin, data is output sequentially to one address at a time based on a cycle of four pulse inputs.
- (7) Zero-clear mode for program memory addresses.
- (8) Apply +5 V to the V_{DD} and V_{PP} pins.
- (9) Power supply OFF

The following diagram illustrates steps (2) to (7).



8.4 One-Time PROM Screening

Due to its structure, the one-time PROM cannot be fully tested before shipment by NEC. Therefore, NEC recommends the screening process, that is, after the required data is written to the PROM and the PROM is stored under the high-temperature conditions shown below, the PROM should be verified.

Storage temperature	Storage time
125°C	24 hours

9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)




Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{DD}		-0.3 to +7.0	V
PROM supply voltage	V_{PP}		-0.3 to +13.5	V
Input voltage	V_{I1}	Other than port 5	-0.3 to $V_{DD} + 0.3$	V
	V_{I2}	Port 5 (N-ch open-drain)	-0.3 to +14	V
Output voltage	V_O		-0.3 to $V_{DD} + 0.3$	V
High-level output current	I_{OH}	Per pin	-10	mA
		Total for all pins	-30	mA
Low-level output current	I_{OL}	Per pin	30	mA
		Total for all pins	220	mA
Operating ambient temperature	T_A		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Caution If the absolute maximum ratings of even one of the parameters is exceeded even momentarily, the quality of the product may be degraded. The absolute maximum ratings are therefore values which, when exceeded, can cause the product to be damaged. Be sure that these values are never exceeded when using the product.

Capacitance ($T_A = 25^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	f = 1 MHz Unmeasured pins returned to 0 V			15	pF
Output capacitance	C_{OUT}				15	pF
I/O capacitance	C_{IO}				15	pF

System Clock Oscillation Circuit Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f_x) ^{Note 1}		1.0		6.0 ^{Note 3}	MHz
		Oscillation stabilization time ^{Note 2}	After V_{DD} has reached MIN. value of oscillation voltage range			4	ms
Crystal resonator		Oscillation frequency (f_x) ^{Note 1}		1.0		6.0 ^{Note 3}	MHz
		Oscillation stabilization time ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10 \%$			10	ms
						30	ms
External clock		X1 input frequency (f_x) ^{Note 1}		1.0		6.0 ^{Note 3}	MHz
		X1 input high-, low-level widths (t_{xH} , t_{xL})		83.3		500	ns

- Notes**
1. The oscillation frequency and X1 input frequency shown above indicate characteristics of the oscillation circuit only. For the instruction execution time, refer to AC Characteristics.
 2. The oscillation stabilization time is necessary for oscillation to stabilize after applying V_{DD} or releasing the STOP mode.
 3. When the oscillation frequency f_x satisfies $4.19 \text{ MHz} < f_x \leq 6.0 \text{ MHz}$ at $1.8 \text{ V} \leq V_{DD} < 2.7 \text{ V}$, do not set PCC = 0011 as an instruction execution time. If PCC = 0011 is selected, one machine cycle takes less than $0.95 \mu\text{s}$, and the MIN. value rating of $0.95 \mu\text{s}$ is not satisfied.

Caution When using the system clock oscillation circuit, wire the portion enclosed in the dotted line in the above figure as follows to prevent adverse influence due to wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring in the vicinity of a line through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillation circuit at the same potential as V_{SS} . Do not ground to a ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.


Recommended Oscillation Circuit Constant

Ceramic Resonator (T_A = -40 to +85°C)

Manufacturer	Product name	Frequency (MHz)	Recommended circuit constant (pF)		Oscillation voltage range (V _{DD})		Remark
			C1	C2	MIN.	MAX.	
Murata Manufacturing Co., Ltd.	CSB1000J ^{Note}	1.0	100	100	2.6	5.5	R _d = 5.6 kΩ
	CSA2.00MG	2.0	30	30	1.8	5.5	
	CST2.00MG		—	—			On-chip capacitor
	CSA3.58MG	3.58	30	30	1.8	5.5	
	CST3.58MGW		—	—			On-chip capacitor
	CSA3.58MGU		30	30			
	CST3.58MGWU		—	—			On-chip capacitor
	CSA4.00MG	4.0	30	30	2.0	5.5	
	CST4.00MGW		—	—			On-chip capacitor
	CSA4.00MGU		30	30			
	CST4.00MGWU		—	—			On-chip capacitor
	CSA4.19MG	4.19	30	30	1.9	5.5	
	CST4.19MGW		—	—			On-chip capacitor
	CSA4.19MGU		30	30			
	CST4.19MGWU		—	—			On-chip capacitor
	CSA6.00MG	6.0	30	30	2.9	5.5	
	CST6.00MGW		—	—			On-chip capacitor
	CSA6.00MGU		30	30			
	CST6.00MGWU		—	—			On-chip capacitor
Kyocera Corp.	KBR-1000F/Y	1.0	100	100	1.8	5.5	T _A = −20 to +80°C
	KBR-2.0MS	2.0	47	47	2.4	5.5	
	KBR-4.0MSA	4.0	33	33	1.8	5.5	
	KBR-4.0MKS		—	—			On-chip capacitor, T _A = −20 to +80°C
	PBRC4.00A		33	33			T _A = −20 to +80°C
	PBRC4.00B		—	—			On-chip capacitor, T _A = −20 to +80°C
	KBR-4.19MSA	4.19	33	33	1.8	5.5	T _A = −20 to +80°C
	KBR-4.19MSB						
	KBR-4.19MKS		—	—			On-chip capacitor, T _A = −20 to +80°C
	PBRC4.19A		33	33			T _A = −20 to +80°C
	PBRC4.19B		—	—			On-chip capacitor, T _A = −20 to +80°C
	KBR-6.0MSA	6.0	33	33	1.8	5.5	T _A = −20 to +80°C
	KBR-6.0MSB						
	KBR-6.0MKS		—	—			On-chip capacitor, T _A = −20 to +80°C
	PBRC6.00A		33	33			T _A = −20 to +80°C
	PBRC6.00B		—	—			On-chip capacitor, T _A = −20 to +80°C

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

Note When using a CSB1000J (1.0 MHz) of Murata Manufacturing Co., Ltd. as a ceramic resonator, a limiting resistor ($R_d = 5.6\text{ k}\Omega$) is necessary (See diagram below). When using any other recommended resistor, it is not necessary.



DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Low-level output current	I _{OL}	Per pin				15	mA
		Total for all pins				150	mA
High-level input voltage	V _{IH1}	Ports 2, 3, 8	2.7 V ≤ V _{DD} ≤ 5.5 V	0.7 V _{DD}		V _{DD}	V
			1.8 V ≤ V _{DD} < 2.7 V	0.9 V _{DD}		V _{DD}	V
	V _{IH2}	Ports 0, 1, 6, 7, RESET	2.7 V ≤ V _{DD} ≤ 5.5 V	0.8 V _{DD}		V _{DD}	V
			1.8 V ≤ V _{DD} < 2.7 V	0.9 V _{DD}		V _{DD}	V
	V _{IH3}	Port 5 (N-ch open-drain)	2.7 V ≤ V _{DD} ≤ 5.5 V	0.7 V _{DD}		13	V
			1.8 V ≤ V _{DD} < 2.7 V	0.9 V _{DD}		13	V
V _{IH4}	X1	V _{DD} –0.1		V _{DD}	V		
Low-level input voltage	V _{IL1}	Ports 2, 3, 5, 8	2.7 V ≤ V _{DD} ≤ 5.5 V	0		0.3 V _{DD}	V
			1.8 V ≤ V _{DD} < 2.7 V	0		0.1 V _{DD}	V
	V _{IL2}	Ports 0, 1, 6, 7, RESET	2.7 V ≤ V _{DD} ≤ 5.5 V	0		0.2 V _{DD}	V
			1.8 V ≤ V _{DD} < 2.7 V	0		0.1 V _{DD}	V
	V _{IL3}	X1	0		0.1	V	
High-level output voltage	V _{OH}	SCK, SO, Ports 2, 3, 6 to 8 I _{OH} = –1 mA		V _{DD} –0.5			V
Low-level output voltage	V _{OL1}	SCK, SO, Ports 2, 3, 5 to 8	I _{OL} = 15 mA, V _{DD} = 5.0 V ± 10 %		0.2	2.0	V
			I _{OL} = 1.6 mA			0.4	V
	V _{OL2}	SB0	N-ch open-drain Pull-up resistor ≥ 1 kΩ				0.2 V _{DD}
High-level input leakage current	I _{LIH1}	V _I = V _{DD}	Pins other than port 5 and X1			3	μA
	I _{LIH2}		X1			20	μA
	I _{LIH3}	V _I = 13 V	Port 5 (N-ch open-drain)			20	μA
Low-level input leakage current	I _{LIL1}	V _I = 0 V	Pins other than port 5 and X1			–3	μA
	I _{LIL2}		X1			–20	μA
	I _{LIL3}		Port 5 (N-ch open-drain) Other than the input instruction execution time			–3	μA
			Port 5 (N-ch open-drain) At the input instruction execution time		–30	μA	
				V _{DD} = 5.0 V	–10	–27	μA
				V _{DD} = 3.0 V	–3	–8	μA

★

DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
High-level output leakage current	I _{LOH1}	V _O = V _{DD}	SCK, SO/SB0, Ports 2, 3, 6 to 8				3	μA
	I _{LOH2}	V _O = 13 V	Port 5 (N-ch open-drain)				20	μA
Low-level output leakage current	I _{LOL}	V _O = 0 V					−3	μA
On-chip pull-up resistor	R _L	V _I = 0 V	Ports 0 to 3, 6 to 8 (except P00 pin)		50	100	200	kΩ
Supply current ^{Note 1}	I _{DD1}	6.0 MHz crystal oscillation C1 = C2 = 22 pF	V _{DD} = 5.0 V ± 10 % ^{Note 2}			2.20	7.00	mA
			V _{DD} = 3.0 V ± 10 % ^{Note 3}			0.43	1.30	mA
	I _{DD2}		HALT mode	V _{DD} = 5.0 V ± 10 %		0.53	1.60	mA
				V _{DD} = 3.0 V ± 10 %		0.21	0.70	mA
	I _{DD1}	4.19 MHz crystal oscillation	V _{DD} = 5.0 V ± 10 % ^{Note 2}			1.70	5.10	mA
			V _{DD} = 3.0 V ± 10 % ^{Note 3}			0.35	1.10	mA
	I _{DD2}	HALT mode	V _{DD} = 5.0 V ± 10 %			0.51	1.60	mA
			V _{DD} = 3.0 V ± 10 %			0.19	0.60	mA
	I _{DD5}	STOP mode	V _{DD} = 5.0 V ± 10 %			0.05	10.0	μA
			V _{DD} = 3.0 V ± 10 %		0.02	5.00	μA	
T _A = 25°C					0.02	3.00	μA	

Notes 1. The current flowing through the on-chip pull-up resistor is not included.


2. When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.

3. When the device operates in low-speed mode with PCC set to 0000.

AC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU clock cycle time ^{Note 1} (minimum instruction execution time = 1 machine cycle)	t _{cy}	Operates with system clock	V _{DD} = 2.7 to 5.5 V	0.67		64	μs
				0.95		64	μs
Tl0, Tl1 input frequency	f _{TI}	V _{DD} = 2.7 to 5.5 V		0		1	MHz
				0		275	kHz
Tl0, Tl1 input high-, low-level widths	t _{TIH} , t _{TIL}	V _{DD} = 2.7 to 5.5 V		0.48			μs
				1.8			μs
Interrupt input high-, low-level widths	t _{INTH} , t _{INTL}	INT0	IM02 = 0	Note 2			μs
			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0-7		10			μs
RESET low-level width	t _{RSL}			10			μs

- ★
- Notes 1.** The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator and processor clock control register (PCC).
The figure on the right shows the supply voltage V_{DD} vs. cycle time t_{cy} characteristics when the device operates with the system clock.
- 2.** 2t_{cy} or 128/f_x depending on the setting of the interrupt mode register (IM0).



Serial transfer operation

2-wire and 3-wire serial I/O modes ($\overline{\text{SCK}}$... internal clock output): ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY1}	$V_{DD} = 2.7$ to 5.5 V	1300			ns
			3800			ns
$\overline{\text{SCK}}$ high-, low-level widths	$t_{\text{KL1}}, t_{\text{KH1}}$	$V_{DD} = 2.7$ to 5.5 V	$t_{\text{KCY1}}/2-50$			ns
			$t_{\text{KCY1}}/2-150$			ns
SI ^{Note 1} setup time (to $\overline{\text{SCK}}$ \uparrow)	t_{SIK1}	$V_{DD} = 2.7$ to 5.5 V	150			ns
			500			ns
SI ^{Note 1} hold time (from $\overline{\text{SCK}}$ \uparrow)	t_{KSI1}	$V_{DD} = 2.7$ to 5.5 V	400			ns
			600			ns
$\overline{\text{SCK}}$ $\downarrow \rightarrow$ SO ^{Note 1} output delay time	t_{KSO1}	$R_L = 1$ k Ω , $C_L = 100$ pF ^{Note 2}	$V_{DD} = 2.7$ to 5.5 V	0	250	ns
				0	1000	ns


- ★ **Notes** 1. In the 2-wire serial I/O mode, read SB0 instead.
 2. R_L and C_L are the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes ($\overline{\text{SCK}}$... external clock input): ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY2}	$V_{DD} = 2.7$ to 5.5 V	800			ns
			3200			ns
$\overline{\text{SCK}}$ high-, low-level widths	$t_{\text{KL2}}, t_{\text{KH2}}$	$V_{DD} = 2.7$ to 5.5 V	400			ns
			1600			ns
SI ^{Note 1} setup time (to $\overline{\text{SCK}}$ \uparrow)	t_{SIK2}	$V_{DD} = 2.7$ to 5.5 V	100			ns
			150			ns
SI ^{Note 1} hold time (from $\overline{\text{SCK}}$ \uparrow)	t_{KSI2}	$V_{DD} = 2.7$ to 5.5 V	400			ns
			600			ns
$\overline{\text{SCK}}$ $\downarrow \rightarrow$ SO ^{Note 1} output delay time	t_{KSO2}	$R_L = 1$ k Ω , $C_L = 100$ pF ^{Note 2}	$V_{DD} = 2.7$ to 5.5 V	0	300	ns
				0	1000	ns

- ★ **Notes** 1. In the 2-wire serial I/O mode, read SB0 instead.
 2. R_L and C_L are the load resistance and load capacitance of the SO output line.


★ AC timing test points (except X1 input)



★ Clock timing




T10, T11 timing




Serial transfer timing



3-wire serial I/O mode



2-wire serial I/O mode



Interrupt input timing

 $\overline{\text{RESET}}$ input timing


Data retention characteristics of data memory in STOP mode and at low supply voltage
($T_A = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal set time	t_{SREL}		0			μs
Oscillation stabilization wait time ^{Note 1}	t_{WAIT}	Released by $\overline{\text{RESET}}$		$2^{15}/f_x$		ms
		Released by interrupt request		Note 2		ms


- Notes**
1. The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.
 2. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

BTM3	BTM2	BTM1	BTM0	Wait time	
				$f_x = 4.19 \text{ MHz}$	$f_x = 6.0 \text{ MHz}$
–	0	0	0	$2^{20}/f_x$ (approx. 250 ms)	$2^{20}/f_x$ (approx. 175 ms)
–	0	1	1	$2^{17}/f_x$ (approx. 31.3 ms)	$2^{17}/f_x$ (approx. 21.8 ms)
–	1	0	1	$2^{15}/f_x$ (approx. 7.81 ms)	$2^{15}/f_x$ (approx. 5.46 ms)
–	1	1	1	$2^{13}/f_x$ (approx. 1.95 ms)	$2^{13}/f_x$ (approx. 1.37 ms)

★ Data retention timing (when STOP mode released by $\overline{\text{RESET}}$)



Data retention timing (standby release signal: when STOP mode released by interrupt signal)



**DC Programming Characteristics ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 6.0 \pm 0.25\text{ V}$, $V_{PP} = 12.5 \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V_{IH1}	Other than X1, X2	$0.7 V_{DD}$		V_{DD}	V
	V_{IH2}	X1, X2	$V_{DD}-0.5$		V_{DD}	V
Low-level input voltage	V_{IL1}	Other than X1, X2	0		$0.3 V_{DD}$	V
	V_{IL2}	X1, X2	0		0.4	V
Input leakage current	I_{LI}	$V_{IN} = V_{IL}$ or V_{IH}			10	μA
High-level output voltage	V_{OH}	$I_{OH} = -1\text{ mA}$	$V_{DD}-1.0$			V
Low-level output voltage	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.4	V
V_{DD} supply current	I_{DD}				30	mA
V_{PP} supply current	I_{PP}	MD0 = V_{IL} , MD1 = V_{IH}			30	mA

Cautions 1. Keep V_{PP} to within +13.5 V, including overshoot.**2. Apply V_{DD} before V_{PP} and turn it off after V_{PP} .****AC Programming Characteristics ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 6.0 \pm 0.25\text{ V}$, $V_{PP} = 12.5 \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$)**


Parameter	Symbol	Note 1	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note 2} (to MD0 ↓)	t_{AS}	t_{AS}		2			μs
MD1 setup time (to MD0 ↓)	t_{M1S}	t_{OES}		2			μs
Data setup time (to MD0 ↓)	t_{DS}	t_{DS}		2			μs
Address hold time ^{Note 2} (from MD0 ↑)	t_{AH}	t_{AH}		2			μs
Data hold time (from MD0 ↑)	t_{DH}	t_{DH}		2			μs
MD0 ↑ → data output float delay time	t_{DF}	t_{DF}		0		130	ns
V_{PP} setup time (to MD3 ↑)	t_{VPS}	t_{VPS}		2			μs
V_{DD} setup time (to MD3 ↑)	t_{VDS}	t_{VCS}		2			μs
Initial program pulse width	t_{PW}	t_{PW}		0.95	1.0	1.05	ms
Additional program pulse width	t_{OPW}	t_{OPW}		0.95		21.0	ms
MD0 setup time (to MD1 ↑)	t_{M0S}	t_{CES}		2			μs
MD0 ↓ → data output delay time	t_{DV}	t_{DV}	MD0 = MD1 = V_{IL}			1	μs
MD1 hold time (from MD0 ↑)	t_{M1H}	t_{OEH}	$t_{M1H} + t_{M1R} \geq 50\text{ }\mu\text{s}$	2			μs
MD1 recovery time (from MD0 ↓)	t_{M1R}	t_{OR}		2			μs
Program counter reset time	t_{PCR}	—		10			μs
X1 input high-, low-level widths	t_{XH} , t_{XL}	—		0.125			μs
X1 input frequency	f_X	—				4.19	MHz
Initial mode set time	t_i	—		2			μs
MD3 setup time (to MD1 ↑)	t_{M3S}	—		2			μs
MD3 hold time (from MD1 ↓)	t_{M3H}	—		2			μs
MD3 setup time (to MD0 ↓)	t_{M3SR}	—	When program memory is read	2			μs
Address ^{Note 2} → data output delay time	t_{DAD}	t_{ACC}	When program memory is read			2	μs
Address ^{Note 2} → data output hold time	t_{HAD}	t_{OH}	When program memory is read	0		130	ns
MD3 hold time (from MD0 ↑)	t_{M3HR}	—	When program memory is read	2			μs
MD3 ↓ → data output float delay time	t_{DFR}	—	When program memory is read			2	μs

Notes 1. Symbol of corresponding μ PD27C256A**2.** The internal address signal is incremented by one at the rising edge of the fourth X1 input and is not connected to a pin.


★ Program Memory Write Timing




★ Program Memory Read Timing




★ 10. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)





11. PACKAGE DRAWINGS

36 PIN PLASTIC SHRINK SOP (300 mil)

**NOTE**

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

P36GM-80-300B-3

ITEM	MILLIMETERS	INCHES
A	15.54 MAX.	0.612 MAX.
B	0.97 MAX.	0.039 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.35 ^{+0.10} _{-0.05}	0.014 ^{+0.004} _{-0.003}
E	0.125±0.075	0.005±0.003
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
H	7.7±0.3	0.303±0.012
I	5.6	0.220
J	1.1	0.043
K	0.20 ^{+0.10} _{-0.05}	0.008 ^{+0.004} _{-0.002}
L	0.6±0.2	0.024 ^{+0.008} _{-0.009}
M	0.10	0.004
N	0.10	0.004

12. RECOMMENDED SOLDERING CONDITIONS

Solder the μPD75P4308 under the following recommended conditions.

For the details on the recommended soldering conditions, refer to Information Document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For the soldering methods and conditions other than those recommended, consult NEC.

Table 12-1. Soldering Conditions of Surface Mount Type

μPD75P4308GS: 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)

Soldering method	Soldering conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Reflow time: 30 seconds or below (210°C or higher), Number of reflow processes: 2 max., Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Reflow time: 40 seconds or below (200°C or higher), Number of reflow processes: 2 max., Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder temperature: 260°C or below, Flow time: 10 seconds or below, Number of flow processes: 1 Preheating temperature: 120°C or below (package surface temperature) Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours)	WS60-107-1
Pin partial heating	Pin temperature: 300°C or below, Time: 3 seconds or below (per side of device)	—

Note The number of days for storage after the dry pack has been opened. Storage conditions are 25°C and 65% RH max.

Caution Do not use two or more soldering methods in combination (except the pin partial heating method).

APPENDIX A. COMPARISON OF μ PD750004, 754304, AND 75P4308 FUNCTIONS

(1/2)

Item		μPD750004	μPD754304	μPD75P4308
Program memory		Mask ROM 0000H-0FFFFH (4096 × 8 bits)	Mask ROM 0000H-0FFFFH (4096 × 8 bits)	One-time PROM 0000H-1FFFFH (8192 × 8 bits)
Data memory		000H-1FFFH (512 × 4 bits)	000H-0FFFH (256 × 4 bits)	
CPU		75XL CPU		
Instruction execution time	When main system clock is selected	• 0.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz) • 0.67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz)		
	When subsystem clock is selected	122 μs (@ 32.768 kHz)	No subsystem clock	
I/O ports	CMOS input	8 (connections of on-chip pull-up resistors are software-specifiable: 7)		
	CMOS I/O	18 (connections of on-chip pull-up resistors are software-specifiable)		
	N-ch open-drain I/O (13-V withstand)	8 (on-chip pull-up resistors are specified by mask option)	4 (on-chip pull-up resistors are specified by mask option)	4 (No mask option)
	Total	34	30 (No port 4 pin)	
Timers		4 channels • Basic interval timer/watchdog timer • 8-bit timer/event counter • 8-bit timer • Watch timer	3 channels • Basic interval timer/watchdog timer • 8-bit timer/event counter 0 (fx/2 ² added) • 8-bit timer/event counter 1 (TI1, fx/2 ² added) (Can be used as a 16-bit timer/event counter)	
Clock output (PCL)		• Φ, 524, 262, 65.5 kHz (main system clock: @ 4.19 MHz) • Φ, 750, 375, 93.8 kHz (main system clock: @ 6.0 MHz)		
BUZ output		Yes	No	
Serial interface		Can support three modes • 3-wire serial I/O mode ...MSB/LSB-first switchable • 2-wire serial I/O mode • SBI mode	Can support two modes • 3-wire serial I/O mode...MSB/LSB-first switchable • 2-wire serial I/O mode	
Watch mode register (WM)		Yes	No	
System clock control register (SCC)				
Sub-oscillator control register (SOS)				

(2/2)

Item	μPD750004	μPD754304	μPD75P4308
Memory bank select register (MBS)	Selectable from memory banks 0 and 1	Fixed at memory bank 0	
Stack bank select register (SBS)			
Timer/event counter mode register (TM0, TM1)	Bits 0, 1, and 7 are fixed at 0	—	
Vectored interrupts	External: 3, Internal: 4		
Test inputs	External: 1, Internal: 1	External: 1	
Test enable flag (IEW)	Yes	No	
Test request flag (IRQW)			
Power supply voltage	V _{DD} = 2.2 to 5.5 V	V _{DD} = 1.8 to 5.5 V	
Operating ambient temperature	T _A = −40 to +85°C		
Package	<ul style="list-style-type: none">• 42-pin plastic shrink DIP (600 mil)• 44-pin plastic QFP (10 × 10 mm)	<ul style="list-style-type: none">• 36-pin plastic shrink SOP (300 mil, 0.8-mm pitch)	

APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the μ PD75P4308. In the 75XL series, the common relocatable assembler is used together with the device file of each model.

RA75X relocatable assembler	Host machine			Part No. (name)
		OS	Supply medium	
	PC-9800 Series	MS-DOS™ (Ver.3.30 to Ver.6.2 ^{Note})	3.5" 2HD	μ S5A13RA75X
			5" 2HD	μ S5A10RA75X
	IBM PC/AT™ or compatible	Refer to OS for IBM PCs	3.5" 2HC	μ S7B13RA75X
			5" 2HC	μ S7B10RA75X

Device file	Host machine			Part No. (name)
		OS	Supply medium	
	PC-9800 Series	MS-DOS (Ver.3.30 to Ver.6.2 ^{Note})	3.5" 2HD	μ S5A13DF754304
			5" 2HD	μ S5A10DF754304
	IBM PC/AT or compatible	Refer to OS for IBM PCs	3.5" 2HC	μ S7B13DF754304
			5" 2HC	μ S7B10DF754304

Note Ver. 5.00 and above include a task swapping function, but this software is not able to use that function.

Remark Operations of the assembler and the device file are guaranteed only when using the host machine and OS described above.

PROM Write Tools

Hardware	PG-1500	A stand-alone system can be configured of a single-chip microcontroller with on-chip PROM when connected to an auxiliary board (attached) and a programmer adapter (separately sold). Alternatively, a PROM programmer can be operated on a host machine for programming. In addition, typical PROMs in capacities ranging from 256 K to 4 Mbits can be programmed.		
	PA-75P4308GS	This is a PROM programmer adapter for the μPD75P4308GS. It can be used when connected to a PG-1500.		
Software	PG-1500 controller	Establishes serial and parallel connections between the PG-1500 and a host machine for host-machine control of the PG-1500.		
		Host machine		Part No. (name)
		PC-9800 Series	OS	Supply medium
			MS-DOS	3.5" 2HD
			(Ver.3.30 to Ver.6.2 ^{Note})	5" 2HD
		IBM PC/AT or compatible	Refer to OS for IBM PCs	3.5" 2HD
				5" 2HC

Note Ver. 5.00 and above include a task swapping function, but this software is not able to use that function.

Remark Operation of the PG-1500 controller is guaranteed only when using the host machine and OS described above.

Debugging Tools

In-circuit emulators (IE-75000-R and IE-75001-R) are provided as program debugging tools for the μ PD75P4308.

Various system configurations using these in-circuit emulators are listed below.

Hardware	IE-75000-R ^{Note 1}	The IE-75000-R is an in-circuit emulator to be used for hardware and software debugging during development of application systems that use 75X or 75XL Series products. For development of the μ PD754304 subseries, the IE-75000-R is used with a separately sold emulation board (IE-75300-R-EM) and emulation probe (EP-754304GS-R). These products can be applied for highly efficient debugging when connected to a host machine and PROM programmer. The IE-75000-R can include a connected emulation board (IE-75000-R-EM).			
	IE-75001-R	The IE-75001-R is an in-circuit emulator to be used for hardware and software debugging during development of application systems that use 75X or 75XL Series products. The IE-75001-R is used with a separately sold emulation board (IE-75300-R-EM) and emulation probe (EP-754304GS-R). These products can be applied for highly efficient debugging when connected to a host machine and PROM programmer.			
	IE-75300-R-EM	This is an emulation board for evaluating application systems that use the μ PD754304 subseries. It is used in combination with the IE-75000-R or IE-75001-R in-circuit emulator.			
	EP-754304GS-R	This is an emulation probe for the μ PD75P4308. When being used, it is connected with the IE-75000-R or IE-75001-R and the IE-75300-R-EM. It includes a flexible board (EV-9500GS-36) to facilitate connections with various target systems.			
	EV-9500GS-36				
Software	IE control program	This program can control the IE-75000-R or IE-75001-R on a host machine when connected to the IE-75000-R or IE-75001-R via an RS-232-C or Centronics interface.			
		Host machine		Part No. (name)	
			OS		
		PC-9800 Series	MS-DOS	3.5" 2HD	μ S5A13IE75X
			(Ver.3.30 to Ver.6.2 ^{Note 2})	5" 2HD	μ S5A10IE75X
		IBM PC/AT or compatible	Refer to OS for IBM PCs	3.5" 2HC	μ S7B13IE75X
5" 2HC	μ S7B10IE75X				

Notes 1. This is a service part provided for maintenance purpose only.

2. Ver. 5.00 and above include a task swapping function, but this software is not able to use that function.

Remarks 1. Operation of the IE control program is guaranteed only when using the host machine and OS described above.

2. The μ PD754302, 754304, and 75P4308 are commonly referred to as the μ PD754304 subseries.

OS for IBM PCs

The following operating systems for the IBM PC are supported.

OS	Version
PC DOS™	Ver.5.02 to Ver.6.3 J6.1/V to J6.3/V
MS-DOS	Ver.5.0 to Ver.6.22 5.0/V to 6.2/V
IBM DOS™	J5.02/V

Caution Ver 5.0 and above include a task swapping function, but this software is not able to use that function.

★ APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions.
However, preliminary versions are not marked as such.

Documents Related to Device

Document Name	Document Number	
	Japanese	English
μPD754302, 754304 Data Sheet	U10797J	U10797E
μPD75P4308 Data Sheet	U10909J	U10909E (this document)
μPD754304 User's Manual	U10123J	U10123E
μPD754304 Instruction Table	IEM-5605	—
75XL Series Selection Guide	U10453J	U10453E

Documents Related to Development Tools

Document Name			Document Number	
			Japanese	English
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-754304GS-R User's Manual		U10677J	U10677E
	PG-1500 User's Manual		EEU-651	EEU-1335
Software	RA75X Assembler Package User's Manual	Operation	EEU-731	EEU-1346
		Language	EEU-730	EEU-1363
	PG-1500 Controller User's Manual	PC9800 Series (MS-DOS) base	EEU-704	EEU-1291
		IBM PC/AT Series (PC DOS) base	EEU-5008	U10540E

Other Related Documents

Document Name	Document Number	
	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	—
Guide to Quality Assurance for Semiconductor Devices	MEI-603	MEI-1202
Microcomputer-Related Product Guide –Third Party Products–	U11416J	—

Caution The related documents listed above are subject to change without notice. Be sure to use the latest documents for designing, etc.

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
Tel: 800-366-9782
Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

MS-DOS is a trademark of Microsoft Corporation.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

“Standard”, “Special”, and “Specific”. The Specific quality grade applies only to devices developed based on a customer designated “quality assurance program” for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is “Standard” unless otherwise specified in NEC’s Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.