DGG PACKAGE (TOP VIEW)

- One Receiver and Sixteen Line Drivers
 Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Designed for Signaling Rates Up to 622 Mbps
- Enabling Logic Allows Separate Control of Each Bank of Four Channels or 2-Bit Selection of Any One of the Four Banks
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100 Ω Load
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Termination Networks
- Propagation Delay Times <4.7 ns
- Output Skew is < 300 ps and Part-to-Part Skew <1.5 ns
- Total Power Dissipation Typically 470 mW
 With All Ports Enabled and at 200 MHz
- Driver Outputs or Receiver Input is High Impedance when Disabled or With V_{CC} <1.5 V
- Bus-Pin ESD Protection Exceeds 12 kV
- Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch

description

The SN65LVDS116 is one differential line reciever connected to sixteen differential line drivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644, is a data signaling technique that offers the low-power, low-noise

GND [64 ∏ A1Y V_{CC} **□** 2 63 A1Z 62 A2Y V_{CC} 🛮 з GND ∏ 4 61 A2Z ENA 🛮 5 60 A3Y ENA [] 6 59 **∏** A3Z ис П 7 58 ¶ A4Y NC [] 8 57 A4Z NC [] 9 56 **∏** B1Y ENB [55 B1Z 10 ENB [] 11 54 B2Y NC [] 12 53 B2Z NC [] 13 52 B3Y NC ∏ 14 51 B3Z GND **1** 15 50 TB4Y 49 NB4Z V_{CC} 16 48 C1Y V_{CC} 17 GND [] 18 47 C1Z A 🛮 19 46 C2Y B 🛮 20 45 C2Z 44 C3Y NC **1** 21 ENC [43 C3Z 22 ENC [] 23 42 C4Y S0 🛮 24 41 T C4Z S1 1 25 40 D1Y SM [26 39 D1Z END 1 27 38 D2Y 37 D2Z END [28 36 D3Y GND ∏ 29 35 D3Z V_{CC} **□** 30 34 D4Y V_{CC} **□** 31 33 🛮 D4Z GND 32

coupling, and switching speeds to transmit data at speeds up to 622 Mbps and relatively long distances. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The intended application of this device and signaling technique is for point-to-point or multidrop baseband data transmission over controlled impedance media of approximately $100\,\Omega$. The transmission media may be printed circuit board traces, backplanes, or cables. The large number of drivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of the signals repeated from the input. This is particularly advantageous in system clock distribution.


The SN65LVDS116 is characterised for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)






FUNCTION TABLE

INPUT			ОИТРИТ										
$V_{ID} = V_A - V_B$	SM	EN	EN	S1	S0	AY	ΑZ	BY	BZ	CY	CZ	DY	DZ
Х	Н	L	Х	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z
V _{ID} ≥100 mV	Н	Н	L	Х	Х	Н	L	Н	L	Н	L	Н	L
-100 mV < V _{ID} < 100 mV	Н	Н	L	Х	Х	?	?	?	?	?	?	?	?
V _{ID} ≤ −100 mV	Н	Н	L	Х	Х	L	Н	L	Н	L	Н	L	Н
Х	Н	Х	Н	Х	Х	Z	Z	Z	Z	Z	Z	Z	Z
V _{ID} ≥ 100 mV	L	Х	Х	L	L	Н	L	Z	Z	Z	Z	Z	Z
-100 mV < V _{ID} < 100 mV	L	Х	Х	L	L	?	?	Z	Z	Z	Z	Z	Z
V _{ID} ≤ −100 mV	L	Х	Х	L	L	L	Н	Z	Z	Z	Z	Z	Z
V _{ID} ≥ 100 mV	L	Х	Х	L	Н	Z	Z	Н	L	Z	Z	Z	Z
-100 mV < V _{ID} < 100 mV	L	Х	Х	L	Н	Z	Z	?	?	Z	Z	Z	Z
$V_{ID} \le -100 \text{ mV}$	L	Х	Х	L	Н	Z	Z	L	Н	Z	Z	Z	Z
V _{ID} ≥ 100 mV	L	Х	Х	Н	L	Z	Z	Z	Z	Н	L	Z	Z
-100 mV < V _{ID} < 100 mV	L	Х	Х	Н	L	Z	Z	Z	Z	?	?	Z	Z
V _{ID} ≤ −100 mV	L	Х	Х	Н	L	Z	Z	Z	Z	L	Н	Z	Z
V _{ID} ≥ 100 mV	L	Х	Х	Н	Н	Z	Z	Z	Z	Z	Z	Н	L
-100 mV < V _{ID} < 100 mV	L	Х	Х	Н	Н	Z	Z	Z	Z	Z	Z	?	?
V _{ID} ≤ −100 mV	L	Х	Х	Н	Н	Z	Z	Z	Z	Z	Z	Ĺ	Н

H = high level, L = low level, Z = high impedance, ? = indeterminate

equivalent input and output schematic diagrams



SLLS370A - SEPTEMBER 1999 - REVISED SEPTEMBER 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.5 V to 4 V
Input voltage range, Enable inputs	–0.5 V to 6 V
A, B, Y or Z	0.5 V to 4 V
Electrostatic discharge, Y, Z, and GND (see Note 2)	Class 3, A:12 kV, B: 500 V
All pins	Class 3, A: 4 kV, B: 400 V
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 85°C POWER RATING
DGG	2094 mW	16.7 mW/°C	1089 mW

[‡]This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) with no air flow.

recommended operating conditions

	MIN	NOM MAX	UNIT
Supply voltage, V _{CC}	3	3.3 3.6	V
High-level input voltage, VIH	2		V
Low-level input voltage, V _{IL}		0.8	V
Magnitude of differential input voltage, V _{ID}	0.1	3.6	V
Common–mode input voltage, V _{IC}	$\frac{ V_{ID} }{2}$	$2.4 - \frac{ V_{ID} }{2}$	V
		V _{CC} – 0.8	V
Operating free-air temperature, T _A	-40	85	°C



NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

^{2.} Tested in accordance with MIL-STD-883C Method 3015.7.

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	ONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{ITH+}	Positive-going differential input voltage	threshold	See Figure 1 and Table 1				100	mV
VITH-	Negative-going differential input voltage	e threshold			-100			IIIV
Iv _{od} I	Differential output voltage magnitude		B: 4000		247	340	454	
ΔΙV _{OD} Ι	Change in differential output voltage magnitude between logic states		R _L = 100Ω, V _{ID} = ±100 mV, See Figure 1 and Figure 2		-50		50	mV
Voc(ss)	Steady-state common-mode output vol	tage			1.125		1.375	V
ΔVOC(SS)	Change in steady-state common-mode output voltage between logic states		See Figure 3		-50		50	mV
V _{OC(PP)}			1			50	150	
_			Enabled,	$R_L = 100\Omega$		84	115	mA
ICC Supply current			Disabled			3.2	6	IIIA
I _I Input current (A or B inputs) [‡]			V _I = 0 V	= 0 V	-2		-20	
			V _I = 2.4 V		-1.2			μΑ
I _I (OFF)	Power-off Input current (A or B inputs)		V _{CC} = 1.5 V,	V _I = 2.4 V			20	μΑ
ΊΗ	High-level input current ENx, S0, S1		V _{IH} = 2 V				20	μΑ
*1111		ENx, SM	- 111 - 1				-20	
 -	Low-level input current	ENx, S0, S1	V _{IL} = 0.8 V				10	μΑ
·1L		ENx, SM					-10	p., .
IOS Short-circuit output current			V_{OY} or $V_{OZ} = 0$ V				±24	mA
		V _{OD} = 0 V				±12	1117 (
loz	High-impedance output current		$V_O = 0 \text{ V or } V_{C0}$	0			±1	μΑ
IO(OFF)	Power-off output current		$V_{CC} = 1.5 V,$	$V_0 = 3.6 \text{ V}$			±1	μΑ
C _{IN}	Input capacitance (A or B inputs)		$V_{I} = 0.4 \sin (4E6)$	6πt) + 0.5 V	+ 0.5 V 5			pF
СО	Output capacitance (Y or Z outputs)		$V_{I} = 0.4 \sin (4E6)$	6πt) + 0.5 V		9.4		Ρι

[†] All typical values are at 25°C and with a 3.3 V supply.

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		2.2	3.1	4.7	no
tPHL	Propagation delay time, high-to-low-level output		2.2	3.1	4.7	ns
t _r	Differential output signal rise time	$R_L = 100 \Omega$	0.3	0.8	1.2	ns
tf	Differential output signal fall time	$C_L = 10 \text{ pF},$	0.3	0.8	1.2	
t _{sk(p)}	Pulse skew (tpHL - tpLH)‡	See Figure 4		140	500	no
t _{sk(o)}	Output skew, channel-to-channel§]		100	300	ps
t _{sk(pp)}	Part-to-part skew¶				1.5	ns
tpzH Propagation delay time, high-impedance-to-high-level output				5.7	15	
tPZL	tPZL Propagation delay time, high-impedance-to-low-level output			7.7	15	ns
tPHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 5		3.2	15	
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	3.2		15	ns	

[†] All typical values are at 25°C and with a 3.3 V supply.

^{\$\}tag{t_{sk(pp)}}\$ is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



[‡] The non-algebraic convention, where the more positive (least negative) limit is designated minimum, is used in this data sheet for the input current (I_I) only.

[†] t_{sk(p)} is the magnitude of the time difference between the t_{PLH} and t_{PHL} of any output of a single device. \$ t_{sk(o)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} measured at any two outputs.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE		
VIA	V _{IB}	V _{ID}	V _{IC}		
1.25 V	1.15 V	100 mV	1.2 V		
1.15 V	1.25 V	-100 mV	1.2 V		
2.4 V	2.3 V	100 mV	2.35 V		
2.3 V	2.4 V	-100 mV	2.35 V		
0.1 V	0 V	100 mV	0.05 V		
0 V	0.1 V	-100 mV	0.05 V		
1.5 V	0.9 V	600 mV	1.2 V		
0.9 V	1.5 V	-600 mV	1.2 V		
2.4 V	1.8 V	600 mV	2.1 V		
1.8 V	2.4 V	-600 mV	2.1 V		
0.6 V	0 V	600 mV	0.3 V		
0 V	0.6 V	-600 mV	0.3 V		






Figure 2. VOD Test Circuit

PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{\Gamma} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulsewidth = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of V_{OC(PP)} is made on test equipment with a -3 dB bandwidth of at least 300 MHz.


Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \le 1$ ns, pulse repetition rate (PRR) = 50 Mpps, Pulsewidth = 10 \pm 0.2 ns . C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

PARAMETER MEASUREMENT INFORMATION




NOTE A: All input pulses are supplied by a generator having the following characteristics: t_{Γ} or $t_{f} \le 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, Pulsewidth = 500 ± 10 ns . C_{L} includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 5. Enable and Disable Time Circuit and Definitions



TYPICAL CHARACTERISTICS



HIGH-TO-LOW PROPAGATION DELAY TIME



TYPICAL CHARACTERISTICS




Figure 9. Typical Differential Eye Pattern at 400 Mbps

PEAK-TO-PEAK OUTPUT JITTER **SIGNALING RATE** 800 $V_{ID} = 600$ mV, $V_{IC} = 0.3$ V $^ V_{ID} = 100$ mV, $V_{IC} = 0.05$ V 700 $V_{ID} = 400 \text{ mV}, V_{IC} = 1.4 \text{ V}$ Peak-To-Peak Output Jitter - ps 600 500 400 300 200 100 $V_{ID} = 600 \text{ mV}, V_{IC} = 2.1 \text{ V}$ $V_{ID} = 100 \text{ mV}, V_{IC} = 2.35 \text{ V}$ 0 50 100 150 200 250 300 350 400 450 500 Signaling Rate - Mbps

Figure 10. Typical Peak-To-Peak Output Jitter vs V_{ID} and V_{IC}



An LVDS receiver can be used to receive various other types of logic signals. Figure 11 through Figure 19 show the termination circuits for SSTL, HSTL, GTL, BTL, LVPECL, PECL, CMOS, and TTL.




Figure 11. Stub-Series Terminated (SSTL) or High-Speed Transceiver Logic (HSTL)




Figure 12. Center-Tap Termination (CTT)




Figure 13. Gunning Transceiver Logic (GTL)




Figure 14. Backplane Transceiver Logic (BTL)




Figure 15. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 16. Positive Emitter-Coupled Logic (PECL)




Figure 17. 3.3-V CMOS




Figure 18. 5-V CMOS





Figure 19. TTL

MECHANICAL DATA

DGG (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: B. All linear dimensions are in millimeters.

C. This drawing is subject to change without notice.

D. Body dimensions do not include mold protrusion not to exceed 0,15.

E. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated