



16-Bit, Quad Voltage Output Digital-to-Analog Converter

FEATURES

- Low Glitch: 1nV-s (typ)
- Low Power: 18mW
- Unipolar or Bipolar Operation
- Settling Time: 12µs to 0.003%
- 16-Bit Linearity and Monotonicity: -40°C to +85°C
- Programmable Reset to Mid-Scale or Zero-Scale
- Data Readback
- Double-Buffered Data Inputs
- Internal Bandgap Voltage Reference
- Power-On Reset
- 3V to 5V Logic Interface


APPLICATIONS

- Process Control
- Closed-Loop Servo Control
- Motor Control
- Data Acquisition Systems
- DAC-per-Pin Programmers

DESCRIPTION

The DAC7664 is a 16-bit, quad voltage output digital-to-analog converter (DAC) with 16-bit monotonic performance over the specified temperature range. It accepts 16-bit parallel input data, has double-buffered DAC input logic (allowing simultaneous update of all DACs), and provides a readback mode of the internal input registers. Programmable asynchronous reset clears all registers to a mid-scale code of 8000h or to a zero-scale of 0000h. The DAC7664 can operate from a single +5V supply or from +5V and -5V supplies.

Low power and small size per DAC make the DAC7664 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo control. The DAC7664 is available in an LQFP-64 package and is specified for operation over the -40° C to $+85^{\circ}$ C temperature range.





This device has ESD-CDM sensitivity and special handling precautions must be taken.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY						
DAOZOOAV			4000 10 - 0500	DA07004)/	DAC7664YT	Tape and Reel, 250						
DAC7664Y	LQFP-64 PM -40°C to +85°C DA(DAC7664Y	DAC7664YR	Tape and Reel, 1500								
DA OTOD ()/D		514	4000 / 0500	D.4.0700.0/D	DAC7664YBT	Tape and Reel, 250						
DAC7664YB	LQFP-64	PM	–40°C to +85°C	DAC7664YB	DAC7664YBR	Tape and Reel, 1500						
DA07004V0										DA07004)/0	DAC7664YCT	Tape and Reel, 250
DAC7664YC	LQFP-64	PM	–40°C to +85°C	DAC7664YC	DAC7664YCR	Tape and Reel, 1500						

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	DAC7664	UNIT
IOV_{DD}, V_{CC} and V_{DD} to V_{SS}	–0.3 to 11	V
IOV_{DD} , V_{CC} and V_{DD} to GND	-0.3 to 5.5	V
Digital Input Voltage to GND	–0.3 to V _{DD} + 0.3	V
Digital Output Voltage to GND	–0.3 to V _{DD} + 0.3	V
ESD-CDM	200	V
Maximum Junction Temperature	+150	°C
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +125	°C
Lead Temperature (soldering, 10s)	+300	°C

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



ELECTRICAL CHARACTERISTICS: $V_{SS} = 0V$ All specifications at $T_A = T_{MIN}$ to T_{MAX} , $IOV_{DD} = V_{DD} = V_{CC} = +5V$, and $V_{SS} = 0V$, unless otherwise noted.

			DAC7664Y		DA	C7664	rB	DA	C7664	YC	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Accuracy											
Linearity error			±3	±4		±2	±3		*	*	LSB
Linearity match			±4			±2			*		LSB
Differential linearity error			±2	±3		±1	±2	-1		+2	LSB
Monotonicity, T _{MIN} to T _{MAX}		14			15			16			Bit
Unipolar zero error			±1	±5		*	*		*	*	mV
Unipolar zero error drift			5	10		*	*		*	*	ppm/°C
Full-scale error			±6	±20		±4	±12.5		*	*	mV
Full-scale error drift			7	15		*	*		*	*	ppm/°C
Unipolar zero matching	Channel-to-channel matching		±3	±7		±2	±5		*	*	mV
Full-scale matching	Channel-to-channel matching		±4	±10		±2	±8		*	*	mV
Power-supply rejection ratio (PSRR)	At full-scale		10	100		*	*		*	*	ppm/V
Analog Output	1							1			
Voltage output	$R_L = 10k\Omega$	0		2.5	*		*	*		*	V
Output current		-1.25		+1.25	*		*	*		*	mA
Maximum load capacitance	No oscillation	1	500			*			*		pF
Short-circuit current		1	±20			*			*		mA
Short-circuit duration	GND or V _{CC}		Indefinite			*			*		
Dynamic Performance											
Settling time	To ±0.003%, 2.5V output step		12	15		*	*		*	*	μs
Channel-to-channel crosstalk			0.5			*			*		LSB
Digital feedthrough			2			*			*		nV-s
Output noise voltage	f = 10kHz		130			*			*		nV/√Hz
DAC glitch	7FFFh to 8000h or 8000h to 7FFFh		1	5		*	*		*	*	nV-s
Digital Input	I										
VIH		$0.7 \times IOV_{II}$	חנ		*			*			V
VIL				× IOV _{DD}			*			*	V
IH			0.0	±10			*			*	μA
יות וונ				±10			*			*	μΑ
Digital Output				10			-1-			-1·	μι
	I _{OH} = -0.8mA, IOV _{DD} = 5V	3.6	4.5		*	*		*	*		V
Voн	$I_{OL} = 1.6 \text{mA}, IOV_{DD} = 5 \text{V}$	5.0	0.3	0.4	-14	*	*	~	*	*	V
Vol	$I_{OL} = 1.6 \text{mA}, IOV_{DD} = 3V$ $I_{OH} = -0.4 \text{mA}, IOV_{DD} = 3V$	2.4	2.6	0.4	*	*	ጥ	*	*	т	V
Voh	$I_{OL} = 0.8 \text{mA}, IOV_{DD} = 3V$	2.4	0.3	0.4	-14	*	*	~	*	*	V
V _{OL} Power Supply	IOL = 0.011A, IOVDD = 3V		0.3	0.4		*	ተ		ጥ	个	v
		14 75	15.0	15.05	*	*	*	*	*	*	V
VDD		+4.75	+5.0	+5.25	*	*	*	*	*	*	V
IOV _{DD}		+2.7	+5.0	+5.25							V
Vcc		+4.75	+5.0	+5.25	*	*	*	*	*	*	
V _{SS}		0	0	0	*	*	*	*	*	*	V
lcc			3.5	5		*	*		*	*	mA
IDD			50			*			*		μA
I(IOV _{DD})			50			*			*		μA
Power			18	25		*	*		*		mW
Temperature Range	1	1						I			
Specified performance		-40		+85	*		*	*		*	°C

* specifications same as the grade to the left



ELECTRICAL CHARACTERISTICS: $V_{SS} = -5V$ All specifications at $T_A = T_{MIN}$ to T_{MAX} , $IOV_{DD} = V_{DD} = V_{CC} = +5V$, and $V_{SS} = -5V$, unless otherwise noted.

			DAC7664Y	·	DA	C7664	YB	DAC7664YC			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Accuracy		•									
Linearity error			±3	±4		±2	±3		*	*	LSB
Linearity match			±4			±2			*		LSB
Differential linearity error			±2	±3		±1	±2	-1		+2	LSB
Monotonicity, T _{MIN} to T _{MAX}		14			15			16			Bit
Bipolar zero error			±1	±5		*	*		*	*	mV
Bipolar zero error drift			5	10		*	*		*	*	ppm/°C
Full-scale error			±6	±20		±4	±12.5		*	*	mV
Full-scale error drift			7	15		*	*		*	*	ppm/°C
Bipolar zero matching	Channel-to-channel matching		±3	±7		<u>+2</u>	±5		*	*	mV
Full-scale matching	Channel-to-channel matching		±4	±10		±2	±8		*	*	mV
Power-supply rejection ratio (PSRR)	At full-scale		10	100		*	*		*	*	ppm/V
Analog Output											
Voltage output	$R_L = 10k\Omega$	-2.5		+2.5	*		*	*		*	V
Output current	-	-1.25		+1.25	*		*	*		*	mA
Maximum load capacitance	No oscillation		500			*			*		pF
Short-circuit current		1	-15, +30			*			*		mA
Short-circuit duration	GND or V _{CC} or V _{SS}		Indefinite			*			*		
Dynamic Performance											
Settling time	To ±0.003%, 5V output step		12	15		*	*		*	*	μs
Channel-to-channel crosstalk			0.5			*			*		LSB
Digital feedthrough			2			*			*		nV-s
Output noise voltage	f = 10kHz		200			*			*		nV/√Hz
Output hoise voltage	7FFFh to 8000h or		200			т			т		110/01/2
DAC glitch	8000h to 7FFFh		2	7		*	*		*	*	nV-s
Digital Input											
VIH		$0.7 \times IOV_{[}$	DD		*			*			V
VIL			0.3	$\times IOV_{DD}$			*			*	V
IIH				±10			*			*	μA
IIL				±10			*			*	μΑ
Digital Output	I				1						
VOH	$I_{OH} = -0.8$ mA, $IOV_{DD} = 5V$	3.6	4.5		*	*		*	*		V
V _{OL}	$I_{OL} = 1.6 \text{mA}, IOV_{DD} = 5 \text{V}$	1	0.3	0.4		*	*		*	*	V
VOH	$I_{OH} = -0.4$ mA, $IOV_{DD} = 3V$	2.4	2.6		*	*		*	*		V
V _{OL}	$I_{OL} = 0.8 \text{mA}, IOV_{DD} = 3V$		0.3	0.4		*	*		*	*	V
Power Supply		1			I			I			
V _{DD}		+4.75	+5.0	+5.25	*	*	*	*	*	*	V
IOV _{DD}		+2.7	+5.0	+5.25	*	*	*	*	*	*	V
V _{CC}		+4.75	+5.0	+5.25	*	*	*	*	*	*	V
V _{SS}		-5.25	-5.0	-4.75	*	*	*	*	*	*	V
lcc		1	4	5.5		*	*		*	*	mA
IDD			50			*			*		μΑ
I(IOV _{DD})			50			*			*		μΑ
ISS		-3.5	-2.0		*	*		*	*		mA
Power			30	45		*	*		*		mW
Temperature Range											
Specified performance		-40		+85	*		*	*		*	°C

 \ast specifications same as the grade to the left






PIN ASSIGNMENTS

SBAS271 - MARCH 2004

LQFP PACKAGE (TOP VIEW)






Terminal Functions


PIN	NAME	DESCRIPTION
1	NC	No Connection
2	NC	No Connection
3	VSS	Analog –5V power supply or 0V single supply
4	VCC	Analog +5V power supply
5	VOUTA	DAC A output voltage
6	V _{OUT} A Sense 1	Connect to VOUTA for unipolar mode
7	V _{OUT} A Sense 2	Connect to VOUTA for bipolar mode
8	AGND	Analog ground
9	DGND	Digital ground
10	VDD	Digital +5V power supply
11	IOV _{DD}	Interface power supply
12	DB15	Data bit 15 (MSB)
13	DB14	Data bit 14
14	DB13	Data bit 13
15	NC	No connection
16	NC	No connection
17	DB12	Data bit 12
18	DB11	Data bit 11
19	DB10	Data bit 10
20	DB9	Data bit 9
21	DB8	Data bit 8
22	DB7	Data bit 7
23	DB6	Data bit 6
24	DB5	Data bit 5
25	DB4	Data bit 4
26	DB3	Data bit 3
27	DB2	Data bit 2
28	DB1	Data bit 1
29	DB0	Data bit 0
30	CS	Chip select, active low
31	R/W	Enabled by \overline{CS} ; controls the data read and data write.
32	LDAC	DAC register load control, rising edge triggered.
33	NC	No connection
34	NC	No connection
35	A1	Enabled by CS; in combination with A0, selects the individual DAC input registers.
36	A0	Enabled by \overline{CS} ; in combination with A1, selects the individual DAC input registers.
37	RST	Reset, rising edge triggered. Depending on the state of RSTSEL, the DAC registers are set to either mid-scale or zero.

PIN	NAME	DESCRIPTION
38	RSTSEL	Reset select. Determines the action of RST. If high, an RST command sets the DAC registers to mid-scale (8000h). If Iow, an RST command sets the DAC registers to zero (0000h).
39	NC	No connection
40	NC	No connection
41	NC	No connection
42	NC	No connection
43	NC	No connection
44	V _{OUT} D Sense 2	Connect to VOUTD for bipolar mode
45	VOUTD Sense 1	Connect to V _{OUT} D for unipolar mode
46	VOUTD	DAC D output
47	NC	No connection
48	NC	No connection
49	Offset D Range 1	Connect to Offset D Range 2 for unipolar mode
50	Offset D Range 2	Connect to Offset D Range 1 for unipolar mode
51	Offset C Range 2	Connect to Offset C Range 1 for unipolar mode
52	Offset C Range 1	Connect to Offset C Range 2 for unipolar mode
53	VOUTC Sense 2	Connect to V _{OUT} C for bipolar mode
54	VOUTC Sense 1	Connect to V _{OUT} C for unipolar mode
55	VOUTC	DAC C output
56	REF GND	Reference ground
57	REF GND	Reference ground
58	VOUTB	DAC B output
59	VOUT ^B Sense 1	Connect to $V_{OUT}B$ for unipolar mode
60	VOUTB Sense 2	Connect to VOUTB for bipolar mode
61	Offset B Range 1	Connect to Offset B Range 2 for unipolar mode
62	Offset B Range 2	Connect to Offset B Range 1 for unipolar mode
63	Offset A Range 2	Connect to Offset A Range 1 for unipolar mode
64	Offset A Range 1	Connect to Offset A Range 2 for unipolar mode

TYPICAL CHARACTERISTICS: $V_{SS} = 0V (+25^{\circ}C)$

TRUMENTS www.ti.com












Figure 3




Figure 4



TYPICAL CHARACTERISTICS: V_{SS} = 0V (+85°C)

All specifications at $T_A = 25^{\circ}C$, $IOV_{DD} = V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, representative unit, unless otherwise noted.




Figure 5

Figure 6




Figure 7

Figure 8

TYPICAL CHARACTERISTICS: V_{SS} = 0V (-40°C)

TRUMENTS www.ti.com

All specifications at $T_A = 25^{\circ}C$, $IOV_{DD} = V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, representative unit, unless otherwise noted.




Figure 9




Figure 10





Figure 11








TYPICAL CHARACTERISTICS: V_{SS} = 0V




TYPICAL CHARACTERISTICS: V_{SS} = 0V (continued)

All specifications at $T_A = 25^{\circ}C$, $IOV_{DD} = V_{DD} = V_{CC} = +5V$, $V_{SS} = 0V$, representative unit, unless otherwise noted.




RUMENTS www.ti.com


Figure 19



Time (0.5µs/div)











MIDSCALE GLITCH PERFORMANCE CODE 8000h to 7FFFh




Time (0.5µs/div)

Figure 22











TYPICAL CHARACTERISTICS: V_{SS} = 0V (continued)





TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (+25°C)








Figure 28




Figure 29




Figure 30



TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (+85°C)

All specifications at $T_A = 25^{\circ}C$, $IOV_{DD} = V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, representative unit, unless otherwise noted.






Figure 32







Figure 34



TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (-40°C)








Figure 36




Figure 37





Figure 38





TYPICAL CHARACTERISTICS: $V_{SS} = -5V$







Figure 43

TYPICAL CHARACTERISTICS: $V_{SS} = -5V$ (continued)

TRUMENTS www.ti.com





TYPICAL CHARACTERISTICS: V_{SS} = -5V (continued)

All specifications at $T_A = 25^{\circ}C$, $IOV_{DD} = V_{DD} = V_{CC} = +5V$, $V_{SS} = -5V$, representative unit, unless otherwise noted.






Figure 51




Figure 52



THEORY OF OPERATION

The DAC7664 is a quad voltage output 16-bit DAC. The architecture is an R–2R ladder configuration with the three most significant bits (MSBs) segmented, followed by an operational amplifier that serves as a buffer. Each DAC has its own R–2R ladder network, segmented MSBs, and output op amp, as shown in Figure 53. The minimum voltage output (zero-scale) and maximum voltage output (full-scale) are set by the internal voltage references and the resistors associated with the output operational amplifier.

The digital input is a 16-bit parallel word and the DAC input registers offer readback capability. The converters can be powered from either a single +5V supply or a dual \pm 5V supply. The device offers a reset function that immediately sets all DAC output voltages and DAC registers to mid-scale (code 8000h) or to zero-scale, code 0000h. See Figure 54 and Figure 55 for the basic operation of the DAC7664.




Figure 53. DAC7664 Architecture






Figure 54. Basic Single-Supply Operation of the DAC7664






Figure 55. Basic Dual-Supply Operation of the DAC7664



ANALOG OUTPUTS

When $V_{SS} = -5V$ (dual-supply operation), the output amplifier can swing to within 2.25V of the supply rails over a range of -40° C to $+85^{\circ}$ C. When $V_{SS} = 0V$ (single-supply operation), and with R_{LOAD} also connected to ground, the output can swing to within 5mV of ground. Care must be taken when measuring the zero-scale error when $V_{SS} = 0V$. Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes (0000h, 0001h, 0002h, etc.) if the output amplifier has a negative offset.

Due to the high accuracy of these DACs, system design problems such as grounding and contact resistance are very important. A 16-bit converter with a 2.5V full-scale range has a 1LSB value of 38μ V. With a load current of 1mA, series wiring and connector resistance of only $40m\Omega$ (R_{W2}) will cause a voltage drop of 40μ V, as shown in Figure 56. To understand what this means in terms of system layout, the resistivity of a typical 1-ounce copper-clad printed circuit board is $1/2 m\Omega$ per square. For a 1mA load, a 0.01-inch-wide printed circuit conductor 0.6 inches long will result in a voltage drop of 30μ V.

The DAC7664 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 56), thus ensuring an accurate output voltage.

DIGITAL INTERFACE

Table 1 shows the basic control logic for the DAC7664. Note that each internal register is edge-triggered and not level-triggered. When the LDAC signal is transitioned to high, the digital word currently in the register is latched. The first set of registers (the input registers) are triggered via the A0, A1, R/\overline{W} , and \overline{CS} inputs. Only one of these registers is transparent at any given time.

The double-buffered architecture is designed mainly so each DAC input register can be written to at any time and then all DAC voltages updated simultaneously by the rising edge of LDAC. It also allows a DAC input register to be written to at any point and the DAC voltages to be synchronously changed via a trigger signal connected to LDAC.




Figure 56. Analog Output Closed-Loop Configuration (1/2 DAC7664). Rw represents wiring resistances.

Table 1.	DAC7664	Logic	Truth	Table
----------	---------	-------	-------	-------

A1	A0	R/W	CS	RST	RSTSEL	LDAC	INPUT REGISTER	DAC REGISTER	MODE	DAC
L	L	L	L	Н	Х	Х	Write	Hold	Write input	А
L	Н	L	L	Н	Х	Х	Write	Hold	Write input	В
Н	L	L	L	Н	Х	Х	Write	Hold	Write input	С
Н	Н	L	L	Н	Х	Х	Write	Hold	Write input	D
L	L	Н	L	Н	Х	Х	Read	Hold	Read input	А
L	Н	Н	L	Н	Х	Х	Read	Hold	Read input	В
Н	L	Н	L	Н	Х	Х	Read	Hold	Read input	С
Н	Н	Н	L	Н	Х	Х	Read	Hold	Read input	D
Х	Х	Х	Н	Н	Х	↑	Hold	Write	Update	All
Х	Х	Х	Н	Н	Х	Н	Hold	Hold	Hold	All
Х	Х	Х	Х	↑	L	Х	Reset to zero	Reset to zero	Reset to zero	All
Х	Х	Х	Х	↑	Н	Х	Reset to mid-scale	Reset to mid-scale	Reset to mid-scale	All



3V TO 5V LOGIC INTERFACE

All of the digital input and output pins are compatible with any logic supply voltage between 3V and 5V. Connect the interface logic supply voltage to the IOV_{DD} pin. Note that the internal digital logic operates from 5V, so the VDD pin must connect to a 5V supply.

GLITCH SUPPRESSION CIRCUIT

Figure 21, Figure 22, Figure 48, and Figure 49 show the typical DAC output when switching between codes 7FFFh and 8000h. For R-2R ladder DACs, this is potentially the worst-case glitch condition, since every switch in the DAC changes state. To minimize the glitch energy at this and other code pairs with possible high-glitch outputs, an internal track-and-hold circuit is used to maintain the DAC ouput voltage at a nearly constant level during the internal switching interval. This track-and-hold circuit is activated only when the transition is at, or close to, one of the code pairs with the high-glitch possibility.

It is advisable to avoid digital transitions within 1μ s of the rising edge of the LDAC signal. These signals can affect the charge on the track-and-hold capacitor, thus increasing the glitch energy.

DIGITAL TIMING

Figure 57 and Table 2 provide detailed timing information for the digital interface of the DAC7664.

DIGITAL INPUT CODING

The DAC7664 input data is in straight binary format. The output voltage for single-supply operation is given by Equation 1:

$$V_{OUT} = \frac{2.5 \times N}{65,536}$$
(1)

where N is the digital input code.

This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

The output for the dual supply operation is given by Equation 2:

$$V_{\rm OUT} = \frac{5 \times \rm N}{65,536} - 2.5 \tag{2}$$

DAC7664



SBAS271 - MARCH 2004




Figure 57. Digital Input and Output Timing

Table 2. Timing Specifications for Figure 57	
--	--

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
^t RCS	CS low for read	150			ns
^t RDS	R/W high to CS low	10			ns
^t RDH	R/W high after CS high	10			ns
^t DZ	CS high to data bus in high impedance	10		100	ns
tCSD	CS low to data bus valid		100	150	ns
tWCS	CS low for write	40			ns
tWS	R/W low to CS low	0			ns
tWH	R/W low after CS high	10			ns
tAS	Address valid to CS low	0			ns
tAH	Address valid after CS high	10			ns
tLS	CS low to LDAC high	30			ns
tLH	CS low after LDAC high	100			ns
tLX	LDAC high	100			ns
tDS	Data valid to CS low	0			ns
^t DH	Data valid after CS low	10			ns
tLWD	LDAC low	100			ns
tss	RSTSEL valid before RST high	0			ns
^t SH	RSTSEL valid after RST high	200			ns
tRSS	RSTSEL low before RST high	10			ns
tRSH	RSTSEL low after RST high	10			ns
ts	Settling time		12		μs

PACKAGING INFORMATION

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
DAC7664YBR	ACTIVE	LQFP	PM	64	1500
DAC7664YBT	ACTIVE	LQFP	PM	64	250
DAC7664YCR	ACTIVE	LQFP	PM	64	1500
DAC7664YCT	ACTIVE	LQFP	PM	64	250
DAC7664YR	ACTIVE	LQFP	PM	64	1500
DAC7664YT	ACTIVE	LQFP	PM	64	250

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.


OBSOLETE: TI has discontinued the production of the device.

MECHANICAL DATA

MTQF008A - JANUARY 1995 - REVISED DECEMBER 1996

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated