SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SCLS394G - APRIL 1998 - REVISED DECEMBER 2004

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 9 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information


The 'LV132A devices are quadruple positive-NAND gates designed for 2-V to 5.5-V V_{CC} operation.

The 'LV132A devices perform the Boolean function $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

SN54LV132A . . . J OR W PACKAGE SN74LV132A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV132A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	0010 D	Tube of 25	SN74LV132AD	11/4004		
	SOIC - D	Reel of 2500	SN74LV132ADR	LV132A		
	SOP - NS	Reel of 2000	SN74LV132ANSR	74LV132A		
4000 to 0500	SSOP – DB	Reel of 2000	SN74LV132ADBR	LV132A		
-40°C to 85°C		Tube of 90	SN74LV132APW			
	TSSOP - PW	Reel of 2000	SN74LV132APWR	LV132A		
		Reel of 250	SN74LV132APWT			
	TVSOP – DGV	Reel of 2000	SN74LV132ADGVR	LV132A		
	CDIP – J	Tube of 25	SNJ54LV132AJ	SNJ54LV132AJ		
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV132AW	SNJ54LV132AW		
	LCCC - FK	Tube of 55	SNJ54LV132AFK	SNJ54LV132AFK		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS394G - APRIL 1998 - REVISED DECEMBER 2004

FUNCTION TABLE (each gate)

INP	JTS	OUTPUT
Α	В	Υ
Н	Н	L
L	X	Н
Х	L	Н

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		
or power-off state, V_O (see Note 1)		–0.5 V to 7 V
Output voltage range, V _O (see Notes 1 and 2)		
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I _{OK} (V _O < 0)		
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ _{JA} (see Note 3)	: D package	86°C/W
	DB package	96°C/W
	DGV package	127°C/W
	NS package	76°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			SN54L	SN54LV132A		V132A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	Vcc	0	VCC	V
		V _{CC} = 2 V		50		-50	μΑ
Ι.		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-2			-2	
ІОН	High-level output current	V _{CC} = 3 V to 3.6 V	4	- 6		-6	mA
		V _{CC} = 4.5 V to 5.5 V	6	-12		-12	
		V _{CC} = 2 V	30	50		50	μΑ
Ι.	Law law law and a summer	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0%	2		2	
lOL	DL Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q	6		6	mA
		V _{CC} = 4.5 V to 5.5 V		12		12	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54	LV132A	SN74	4LV132A			
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP MAX	MIN	TYP	MAX	UNIT	
V _{T+}		2.5 V		1.75	5		1.75		
Positive-going		3.3 V		2.31			2.31	V	
input threshold voltage		5 V		3.5	5		3.5		
VT_		2.5 V	0.75		0.75				
Negative-going		3.3 V	0.99		0.99			V	
input threshold voltage		5 V	1.5		1.5				
		2.5 V	0.25	1	0.25		1		
ΔV_T Hysteresis ($V_{T+} - V_{T-}$)		3.3 V	0.33	<u>.</u> 1.32	0.33		1.32	V	
11/00010010 (1/4 1/2)		5 V	0.5	4 2	0.5		2		
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1	2/E	V _{CC} - 0.1				
\/	$I_{OH} = -2 \text{ mA}$	2.3 V	2	Q	2			V	
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	S	2.48			V	
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8)	3.8				
	I _{OL} = 50 μA	2 V to 5.5 V	d'a	0.1			0.1		
	$I_{OL} = 2 \text{ mA}$	2.3 V		0.4			0.4	V	
V _{OL}	I _{OL} = 6 mA	3 V		0.44	,		0.44	V	
	I _{OL} = 12 mA	4.5 V		0.55	5		0.55		
lį	V _I = 5.5 V or GND	0 to 5.5 V		±1			±1	μΑ	
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20			20	μΑ	
l _{off}	V_{I} or $V_{O} = 0$ to 5.5 V	0		5			5	μΑ	
C _i	$V_I = V_{CC}$ or GND	3.3 V		1.9		1.9		pF	

SN54LV132A, SN74LV132A QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SCLS394G - APRIL 1998 - REVISED DECEMBER 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV13	2A	SN74L\	/132A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	IAX	MIN	MAX	UNIT
t _{pd}	A or B	Υ	C _L = 15 pF		7.9*	16.5*	0 18	8.5*	1	18.5	ns
^t pd	A or B	Υ	C _L = 50 pF		10.8	20.2	Q1	23	1	23	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV132A	SN74L	/132A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{pd}	A or B	Υ	C _L = 15 pF		5.6*	11.9*	14*	1	14	ns
t _{pd}	A or B	Υ	C _L = 50 pF		7.6	15.4	1 17.5	1	17.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV132A	SN74L	/132A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
t _{pd}	A or B	Υ	C _L = 15 pF		3.9*	7.7*	17 9*	1	9	ns
t _{pd}	A or B	Υ	C _L = 50 pF		5.3	9.7	1 11	1	11	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER	SN	74LV132	2A	LINUT
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic VOL		0.21	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic VOL		-0.09	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3.12		V
VIH(D)	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


operating characteristics, T_A = 25°C

	PARAMETER		TEST COI	VCC	TYP	UNIT	
ſ	C. Davies dissination constitution	C. F0 pF	f 40 MH-	3.3 V	7.5	,,r	
	Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	11.2	pF



SCLS394G - APRIL 1998 - REVISED DECEMBER 2004

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpz and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated