

CMOS LDO with Source-Sink & Output Selection Functions

Features

- LDO with Source and Sink capabilities
- Single Input Voltage
- Input Voltage Range from 2.5V to 5.0V
- Use One Pin to Select Fixed Output Voltage
- Use One Pin to Choose Output Voltage by External Resistors
- Output Voltage Accuracy: ±2%
- Current Limit Protection
- Thermal Shutdown Protection
- Fast Transient Response
- Stability with low-ESR capacitors
- TO-252-5, SOP-8 and SOP-8-P Packages

Applications

Desktop computers


General Description

The APL5332 is a precise CMOS LDO with source sink and output selection functions. The APL5332 offers 2% output accuracy. The APL5332 integrates with two power mosfets to source and sink current as well as current and thermal limit into a single chip. The output voltage can be 1.225V or 1.45V by BS pin selection, and also can be adjusted by an external resistor divider connected to FB pin.

The APL5332 also works with low-ESR output capacitors, reducing the amount of board space necessary for power applications.

The APL5332 key features include current-limit, thermal shutdown, and fast transient response. A compact package TO-252-5 for power consumption purpose, and SOP-8 and SOP-8-P for space saving purpose.

Pin Configuration



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.




Ordering and Marking Information



Pin Function Description

	PIN		Description	
No.	Name	I/O	Description	
1	VIN	ı	Input supply voltage.	
2	BS	ı	Fixed output voltage selection by this pin.	
3	GND	0	Ground pin for signal ground and power ground.	
4	FB	Ī	Adjust output voltage by this pin	
5	VOUT	0	Regulator output voltage.	

Block Diagram





Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
Vin	VIN Supply Voltage, VIN to GND	-0.2 ~ 5.5	V
	BS, FB to GND	-0.2 ~ VIN	V
Vоит	VOUT Output Voltage, VOUT to GND	-0.2 ~ VIN	V
P□	Power Dissipation	Internally Limited	W
TJ	Junction Temperature	150	°C
Тѕтс	Storage Temperature	-65 ~ 150	°C
Tsdr	Soldering Temperature, 10 Seconds	300	°C
VESD	Minimum ESD Rating (Human Body Mode)	±3	kV

Thermal Characteristics

Symbol	Parameter	Value	Unit
О ЈА	Junction-to-Ambient Thermal Resistance in Free Air TO-252-5 SOP-8-P SOP-8	80	°C/W

Recommended Operating Conditions

Symbol	Parameter	Range	Unit
Vin	VIN Supply Voltage	2.4 ~ 3.5	V
louт	VOUT Output Current (Note 1,2)	-1 ~ +2	Α
Τυ	Junction Temperature	0 ~ 125	°C

Note 1 : The symbol "+" means the VOUT sources current to load; the symbol "-" means the VOUT sinks current to GND.

Note 2: The max. IOUT varies with the T_J. Please refer to the typical characteristics.




Electrical Characteristics

Refer to the typical application circuit. These specifications apply over $V_{IN}=2.5\sim3.3V$, and $T_{J}=0$ to $125^{\circ}C$, unless otherwise specified. Typical values refer to $T_{J}=25^{\circ}C$.


Cum h a l	Donom eter	Took Conditions	APL5332		2	Unit
Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OUTPUT	VOLTAGE					
Vref	Reference Voltage	FB=VOUT		0.8		V
Vоит	VOLIT Output Voltage	BS=VIN , FB=VIN		1.225		V
VOUT	VOUT Output Voltage	BS=GND, FB=VIN		1.45]
	Acquirecy	Iо∪т=0A, Тл=25°С	-1		+1	%
	Accuracy	Iоит= -1~+2A, Тл=0~125°С	-2		+2	70
	Load Regulation	IOUT=0A~+2A Vin=2.5V Vin=3.3V		0.5 1		%
		V _{IN} =2.5V or 3.3V		0.7		
	Line Regulation	IOUT=0A, VIN=2.5V ~ 3.3V		0.05	0.2	%
PROTEC	TION					
	Current Limit	Sourcing Current T _J =25°C	2.0	2.3		- A
		(V _{IN} =3.3V) T _J =125°C		1.7		
Іым		Sinking Current T _J =25°C	1.2	1.7		
ILIM		(VIN=2.5V or 3.3V) TJ=125°C		1.3		1
		Sourcing Current T _J =25°C	1.7	2.0		A
		(V _{IN} =2.5V) T _J =125°C		1.5] ^
Tsd	Thermal Shutdown Temperature	Rising T _J		150		°C
	Thermal Shutdown Hysteresis			25		°C
BS AND I	B THRESHOLD VOLTAGES			1		
	BSLogicHigh Threshold Voltage	V _{BS} Rising	0.6	8.0	1.0	V
	BS Hysteresis			35		m V
	BS Input Bias Current	V _{IN} =3.3V, BS=GND		-0.17	-0.3	μΑ
	FB Logic High Threshold Voltage (V _{FB} - V _{IN)}	VFB Rising	-0.3	-0.46	-0.8	V
	FB Hysteresis			35		m V
	FB Input Bias Current	VIN=3.3V, FB=0.8V		-0.17	-0.3	μΑ
OTHER				•		
lα	Quiescent VIN Supply Current	Ιουτ=0Α	4	8	14	m A
Vpor	VIN Power-On-Reset Threshold Voltage		1.4	2.1	2.4	V
Tss	Soft-Start Interval			1		m S



Typical Application Circuit




Typical Application For Processor MCH Power Selection Schematic





Use External Resistors to Select the Desired Output Voltage Schematic




Typical Operating Characteristics














Typical Operating Characteristics Cont.









Functional Description

General

APL5332 is a source-sink linear regulator designed for motherboard front side bus. The device can supply loads from -1A to 2A in either fixed or adjustable voltage mode. APL5332 has a 0.8V reference, an error amplifier, two pass transistors, fixed voltage selection, an internal feedback resistor-divider, soft-start control and fault protections(current-limit and thermal shutdown). The output voltage is either 1.225V or 1. 45V selected by the BS pin when fixed voltage mode is active by setting FB=VIN. When the FB is connected with a feedback resistor-divider, the IC operates in adjustable voltage mode and the voltage of FB is regulated to 0.8V. In the mode, the input of BS pin is ignored. APL5332 is available in the SOP, SOP-8-P, and TO-252-5 packages to meet different power dissipation applications.

Output Voltage Regulation

The error amplifier working with the temperature-compensated 0.8V reference and the two pass transistors (high-side and low-side) regulates the output to the preset voltage. The error amplifier compares the reference with the feedback voltage and amplifies the difference to drive one of the pass transistors. The highside pass transistor provides current from VIN to VOUT and increases the output voltage when the feedback voltage is lower than the reference. The low-side pass transistor provides current from VOUT to GND and decreases the output voltage when the feedback voltage is higher than the reference. The two pass transistors are well controlled by the error amplifier and prevented shortthrough conditions. An internal output voltage sense pad is bonded to the VOUT pin for perfect load regulation in fixed voltage mode.

Current Limit

The APL5332 monitors the sourcing or sinking currents and limits the maximum output current to prevent damages during overload or short-circuit conditions.

Power-On-Reset and Soft-Start

A Power-On-Reset circuit monitors input voltage of the VIN pin and prevents wrong logic controls. When the input voltage rises up more than the Power-On-Reset threshold voltage, the device starts to output current. Therefore, a soft-start circuit which controls the reference voltage to rise up is required, limiting surge input currents. The typical soft-start interval is about 1mS.

Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of the APL5332. When the junction temperature exceeds +150°C, a thermal sensor turns off the both pass transistors, allowing the device to cool down. The regulator starts to regulate again after the junction temperature cools by 25°C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown designed with a 25°C hysteresis lowers the average junction temperature during continuous thermal overload conditions, extending life time of APL5332.

For normal operation, device power dissipation should be externally limited so that junction temperatures will not exceed +125°C.



Application Information

Internal Parasitic Diode

Do not apply a voltage to VOUT when the voltage applied at VIN is not present. The reason is the internal parasitic diodes from VOUT to VIN will conduct due to the forward-voltage applied at VOUT.

Output Voltage Selection

The APL5332 allows operation in either fixed voltage or adjustable mode. Connecting FB to VIN selects fixed output voltage which is either 1.225V or 1.45V by setting the BS pin to be logic "High" or "Low". The output voltage may also be adjusted by connecting a resistor-divider from VOUT to FB to GND (See the Typical Application Circuit). Selecting R2 in the 100Ω to $5k\Omega$ range ignors the voltage offset caused by the internal pull-up current of FB. Calculate R1 with the following equation:

$$R1 = R2 [(Vout / Vref) - 1]$$


where $V_{REF} = 0.8V$.

The output voltage selection table is:

		BS		
		Н	L	
FB	H	1.225V	1.45V	
1.0	لــ	Adjustable	Adjustable	

Output Capacitor

The APL5332 requires a proper output capacitor to maintain stability and improve transient response. The output capacitor selection is dependent upon the ESR (equivalent series resistance) and capacitance over temperature and current ranges. The following chart shows a stable region to select output capacitor for APL5332. This region above the curve indicates minimum required ESR and capacitance to maintain stability. However, the output capacitor should have an ESR less than 1Ω .



Ultra-low-ESR capacitors, such as ceramic chip capacitors, may promote unstable or under-damped transient response, but proper ceramic chip capacitors placed near loads can be used as decoupling capacitors. A low-ESR solid tantalum and aluminum electrolytic capacitor (ESR<1 Ω) works extremely well and provides good transient response and stability over temperature.

The output capacitors are also used to reduce the slew rate of load current and help the APL5332 to minimize variations of the output voltage, improving transient response. For this purpose, the low-ESR capacitors are recommended.

Input Capacitor

The VIN input capacitor is not required for stability but for supplying surge currents during large load transients, preventing the input rail from dropping and improving performance of APL5332. The parasitic inductors from the voltage sources or other bulk capacitors to the VIN pins will limit the slew rate of the surge currents during large load transients, resulting in voltage drop at VIN pin.

An aluminum electrolytic capacitor (>47 μ F) is recommended for VIN pin, and It is not necessary to use low-ESR capacitors.



Application Information

Layout and Thermal Consideration

The input capacitors are normally placed near VIN for good performances. Ceramic decoupling capacitors for load must be placed as close to the load to reduce the parasitic inductors of traces. It is also recommended that the APL5332 and output capacitors are placed near the load for good load regulation and transient response. The negative pins of the input and output capacitors and the GND pin of the APL5332 are connected to analog ground plane of the load. See Figure 1. The SOP-8-P is a cost-effective package featuring a small size as a standard SOP-8 and a bottom thermal pad to minimize the thermal resistance of the package, being applicable to high current applications. The thermal pad of SOP-8-P or TO-252-5 is soldered to the top ground pad which is connected to the internal or bottom ground plane by several vias. The printed circuit board (PCB) forms a heat sink and dissipates major heat into ambient air.

Thermal resistance consists of two main elements, θ JC (junction-to-case thermal resistance) and θ CA (case-to-ambient thermal resistance). θ JC is specified from the IC junction to the bottom of the thermal pad directly below the die. θ CA is the resistance from the bottom of thermal pad to the ambient air and it includes θ CS (case-to-sink thermal resistance) and (sink-to-ambient thermal resistance). The specified path for heat flow is the lowest resistance path and it dissipates major heat to the ambient air. Normally θ CA is major resistance in the path. Enlarging the internal or bottom ground plane reduces the resistance θ CA. The relationship between power dissipation and temperatures is

$$P_D = (T_J - T_A) / \theta_{JA}$$

where,

 P_D : power dissipation T_J : Junction Temperature T_A : Ambient Temperature

 θ JA : Junction-to-Ambient Thermal Resistance




Figure 2 shows a recommended board layout using the SOP-8-P package. An area of 140mil*110mil on the top layer (250mil*250mil) is used as a thermal pad for APL5332 and is connected to the internal or bottom ground plane by vias. The vias shold have proper hole size to retain solder, and help heat conduction. More area of the internal or bottom plane reduces $\theta_{\rm JA}$ and is better for dissipating power. The recommended area is without limit. Therefore the PCB and all components form a heat sink.




Figure 2

Rev. A.3 - Oct., 2003



Application Information

Figure 3 shows a board layout using the SOP-8-P package. The demoboard is made of FR-4 material and is a two-layer PCB. The board size and thickness are 65mm* 65mm and 1.6mm. The copper thickness of top and bottom layers is 2 oz. The partial layout around APL5332 is as the details above and shown in the figure 2. It uses 15mil vias to connect the top and bottom ground plane. The θ_{JA} of the APL5332 (SOP-8-P) mounted on the demodoard is about 41.3°C/W in free air. Assuming the T_A=25°C and the maximum T_J=150°C (typical thermal limit temperature), the maximum power dissipation is calculated as :

$$P_{D(max)} = (150 - 25) / 41.3$$

= 3.03W

If the T_J is designed to be below 125°C, the calculated power dissipation should be less than:

$$P_D = (125 - 25) / 41.3$$

= 2.42W




Figure 3(a) TopOver layer




Figure 3(b) Top layer






Figure 3(c) Bottom layer




Packaging Information

TO-252-5








Dim	Millimeters		Inches		
ווווט	Min.	Max.	Min.	Max.	
А	6.40	6.80	0.25	0.26	
В	5.20	5.50	0.20	0.21	
С	6.80	7.20	0.26	0.27	
D	2.20	2.80	0.08	0.11	
Р	1.27	1.27 REF		0.05 REF	
S	0.50	0.80	0.02	0.03	
Н	2.20	2.40	0.08	0.09	
J	0.45	0.55	0.01	0.02	
K	0	0.15	0	0.006	
L	0.90	1.50	0.03	0.06	
M	5.40	5.80	0.21	0.22	



Packaging Information

SOP-8 pin (Reference JEDEC Registration MS-012)




Dim	Millim	Millimeters		hes
ווווט	Min.	Max.	Min.	Max.
Α	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
Е	3.80	4.00	0.150	0.157
Н	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50BSC	
φ 1	8°		8	0



Packaging Information

SOP-8-P pin (Reference JEDEC Registration MS-012)



Dim	Millimeters		Inches	
DIM	Min.	Max.	Min.	Max.
А	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
D	4.80	5.00	0.189	0.197
D1	3.00REF		0.118REF	
Е	3.80	4.00	0.150	0.157
E1	2.60	REF	0.102REF	
Н	5.80	6.20	0.228	0.244
L	0.40	1.27	0.016	0.050
e1	0.33	0.51	0.013	0.020
e2	1.27BSC		0.50	BSC
φ 1	8°		8	0




Physical Specifications

Terminal Material	Solder-Plated Copper (Solder Material : 90/10 or 63/37 SnPb)
Lead Solderability	Meets EIA Specification RSI86-91, ANSI/J-STD-002 Category 3.

Reflow Condition (IR/Convection or VPR Reflow)

Reference JEDEC Standard J-STD-020A APRIL 1999



Classification Reflow Profiles

	Convection or IR/ Convection	VPR
Average ramp-up rate(183°C to Peak)	3°C/second max.	10 °C /second max.
Preheat temperature 125 ± 25°C)	120 seconds max	
Temperature maintained above 183°C	60 – 150 seconds	
Time within 5°C of actual peak temperature	10 –20 seconds	60 seconds
Peak temperature range	220 +5/-0°C or 235 +5/-0°C	215-219°C or 235 +5/-0°C
Ramp-down rate	6 °C /second max.	10 °C /second max.
Time 25°C to peak temperature	6 minutes max.	

Package Reflow Conditions

pkg. thickness ≥ 2.5mm and all bgas	pkg. thickness < 2.5mm and pkg. volume ≥ 350 mm³	pkg. thickness < 2.5mm and pkg. volume < 350mm ³
Convection 220 +5/-0 °C		Convection 235 +5/-0 °C
VPR 215-219 °C		VPR 235 +5/-0 °C
IR/Convection 220 +5/-0 °C		IR/Convection 235 +5/-0 °C


Copyright © ANPEC Electronics Corp. Rev. A.3 - Oct., 2003



Reliability test program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 SEC
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @ 125 °C
PCT	JESD-22-B, A102	168 Hrs, 100 % RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C ~ 150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	$10 \mathrm{ms}$, $I_{tr} > 100 \mathrm{mA}$

Carrier Tape





Application	Α	В	С	J	T1	T2	W	Р	E
	330 ±3	100 ± 2	13 ± 0. 5	2 ± 0.5	16.4 + 0.3 -0.2	2.5± 0.5	16+ 0.3 - 0.1	8 ± 0.1	1.75± 0.1
TO-252	F	D	D1	Po	P1	Ao	Во	Ko	t
	7.5 ± 0.1	1.5 +0.1	1.5± 0.25	4.0 ± 0.1	2.0 ± 0.1	6.8 ± 0.1	10.4± 0.1	2.5± 0.1	0.3±0.05
Application	Α	В	С	J	T1	T2	W	Р	Е
	330 ± 1	62 +1.5	12.75+ 0.15	2 ± 0.5	12.4 ± 0.2	2 ± 0.2	12± 0. 3	8± 0.1	1.75±0.1
SOP-8	F	D	D1	Po	P1	Ao	Во	Ko	t
	5.5± 1	1.55 +0.1	1.55+ 0.25	4.0 ± 0.1	2.0 ± 0.1	6.4 ± 0.1	5.2± 0. 1	2.1± 0.1	0.3±0.013
Application	Α	В	С	J	T1	T2	W	Р	E
	178 ±1	70 ± 2	13.5 ± 0.15	3 ± 0.15	14 ± 2	1.3 ± 0.3	12 + 0.3 12 - 0.1	8 ± 0.1	1.75± 0.1
SOT-89	F	D	D1	Po	P1	Ao	Во	Ko	t
	5.5 ± 0.05	1.5± 0.1	1.5± 0.1	4.0 ± 0.1	2.0 ± 0.1	4.8 ± 0.1	4.5± 0.1	1.80± 0.1	0.3±0.013

Cover Tape Dimensions

Application	Carrier Width	Cover Tape Width	Devices Per Reel
TO- 252	16	13.3	2500
SOP- 8	12	9.3	2500
SOT- 89	12	9.3	1000

Customer Service

Anpec Electronics Corp.

Head Office:

5F, No. 2 Li-Hsin Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642000

Taipei Branch:

7F, No. 137, Lane 235, Pac Chiao Rd., Hsin Tien City, Taipei Hsien, Taiwan, R. O. C.

Hsin Tien City, Taipei Hsien, Taiwan, R. C Tel : 886-2-89191368

Tel: 886-2-89191368 Fax: 886-2-89191369