
- BiCMOS Process With TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
- Functionally Equivalent to SN74ALS29834 and AMD Am29834
- High-Speed Bus Transceiver With Parity Generator/Checker
- Parity-Error Flag With Open-Collector Output
- Available Register For Storage of the Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)



### description

The SN74BCT29834 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the <u>parity-error</u> (ERR) output will indicate whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error flag (ERR). ERR is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29834 provides inverting logic.

The SN74BCT29834 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

	INPUTS					OUTPUT AND I/O						
OEB	OEA	CLR	CLK	Ai ∑ of H's	Bi <sup>†</sup> ∑ of L's	Α	В	PARITY	ERR‡	FUNCTION		
L	Н	Х	Х	Odd Even	NA	NA	Ā	H L	NA	A data to B bus and generate parity		
Н	L	Н	1	NA	Odd Even	IВ	NA	NA	H L	B data to A bus and check parity		
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Clear error-flag register		
Н	Н	H L H H	No↑ No↑ ↑	X X Odd Even	Х	Z	Z	Z	NC H L H	Isolation§		
L	L	Х	Х	Odd Even	NA	NA	Ā	L H	NA	A data to B bus and generate inverted parity		

NA = not applicable, NC = no change, X = don't care


<sup>§</sup> In this mode, the ERR output, when enabled, shows inverted parity of the A bus.




<sup>†</sup>Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume the ERR output was previously high.

## functional logic diagram (positive logic)



### error-flag waveforms



#### **ERROR-FLAG FUNCTION TABLE**

INPUTS		INTERNAL TO DEVICE	OUTPUT PRESTATE	OUTPUT	FUNCTION				
CLR	CLK	POINT P	ERR <sub>n-1</sub> † ERR						
H H H	$\uparrow \\ \uparrow \\ \uparrow$	H X L	H L X	H L L	Sample				
L	Χ	Х	Х	Н	Clear				

† ERR<sub>n-1</sub> represents the state of the ERR output before any changes at CLR, CLK, or point P.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V <sub>CC</sub>	 
Input voltage, V <sub>I</sub>	 7 V
Voltage applied to a disabled I/O port	 5.5 V
Operating free-air temperature range	 0°C to 70°C
Storage temperature range	 –65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
Vон	High-level output voltage, ERR			2.4	V
IOH	High-level output current			-24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
٧ıK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	V
.,		V <sub>CC</sub> = 4.5 V	$I_{OH} = -15 \text{ mA}$	2.4			V
VOH	All inputs/outputs except ERR		$I_{OH} = -24 \text{ mA}$	2			V
loH	ERR	$V_{CC} = 4.5 \text{ V},$	V <sub>OH</sub> = 2.4 V			20	μΑ
VOL		$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 48 mA		0.35	0.5	V
lį		$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 5.5 V			0.1	mA
I <sub>IH</sub> ‡		$V_{CC} = 5.5 \text{ V},$	$V_{I} = 2.7 \text{ V}$			20	μΑ
. +	Data	V 55V	V <sub>I</sub> = 0.4 V			-0.2	mA
I <sub>IL</sub> ‡	Control	V <sub>CC</sub> = 5.5 V,	V  = 0.4 V			-0.75	IIIA
IOS§		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0	-75		-250	mA
ICCL		$V_{CC} = 5.5 \text{ V},$	Outputs open		55	80	mA
I <sub>CCZ</sub>		$V_{CC} = 5.5 \text{ V},$	Outputs open		30	45	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

						UNIT
t <sub>W</sub>		CLK high	10			
	Pulse duration CLK low		CLK low	10		ns
		10				
t <sub>su</sub>	Outro time before OLVA	Bi and PARITY	12		no	
	Setup time before CLK↑		CLR inactive	12		ns
th	Hold time after CLK↑		Bi and PARITY	0		ns

<sup>&</sup>lt;sup>‡</sup> These parameters include off-state output current for I/O ports only.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V},$ $CL = 50 \text{ pF},$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = 25^{\circ}C$			$V_{CC} = 4.5^{\circ}$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = \text{MIN to}$	UNIT	
			MIN	TYP	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1	5	7	1	8	ns
<sup>t</sup> PHL	A OI D	BOIN	1.5	4	6	1.5	7	110
<sup>t</sup> PLH	А	PARITY	1.5	10	13	1.5	15	ns
<sup>t</sup> PHL	A	TAKITI	1.5	8	10	1.5	15	113
<sup>t</sup> PZH	OEA or OEB	r OEB A or B	2	11	15	2	19	ns
<sup>t</sup> PZL	OEA OI OEB	AOID	2	15	19	2	21	113
<sup>t</sup> PHZ	OEA or OEB	A or B	2	8	11	2	15	ns
<sup>t</sup> PLZ	OEA or OEB	AOID	2	13	17	2	21	113
	CLK	ERR	1.5	7	10	1.5	12	ns
<sup>t</sup> PLH	CLR	EKK	1.5	13	17	1.5	18	
t <sub>PLH</sub>	<del></del> OEA	PARITY	1.5	10	13	1.5	15	ns
t <sub>PHL</sub>	OLA	IAMII	1.5	10	13	1.5	15	1115

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated