MOS INTEGRATED CIRCUIT μ PD6604

4-BIT SINGLE-CHIP MICROCONTROLLER

FOR INFRARED REMOTE CONTROL TRANSMISSION

DESCRIPTION

NEC

Equipped with low-voltage 1.8 V operation, a carrier generation circuit for infrared remote control transmission, a standby release function through key entry, and a programmable timer, the μ PD6604 is suitable for infrared remote control transmitters.

For the μ PD6604, we have made available the one-time PROM product μ PD66P04B for program evaluation or small-quantity production.

FEATURES

 Program memory (ROM) 	: 1002 × 10 bits
 Data memory (RAM) 	: 32×4 bits
Built-in carrier generation circuit	t for infrared remote control
 9-bit programmable timer 	: 1 channel
 Command execution time 	: 8 μ s (when operating at fosc = 1 MHz: RC oscillation)
Stack level	: 1 level (Stack RAM is for data memory RF as well.)
 I/O pins (Ki/o) 	: 8 pins
 Input pins (Ki) 	: 4 pins
 Sense input pin (S₀) 	: 1 pin
• S ₁ / <u>LED</u> pin (I/O)	: 1 pin (When in output mode, this is the remote control transmission display pin.)
Power supply voltage	: V _{DD} = 1.8 to 3.6 V (when operating at fosc = 500 kHz) V _{DD} = 2.2 to 3.6 V (when operating at fosc = 1 MHz)
Operating ambient temperature	: $T_A = -40$ to + 85 °C
 Oscillator frequency 	: fosc = 300 kHz to 1 MHz
 POC circuit (Mask option) 	

APPLICATION

Infrared remote control transmitter (for key-less entry)

Because the μ PD6604 uses an RC oscillation system clock, its accuracy and stability are lower than the models using ceramic oscillation.

In applications where the clock accuracy and stability pose a problem, use the μ PD6134 (ceramic oscillation type).

The information in this document is subject to change without notice.

ORDERING INFORMATION

Part Number	Package
µPD6604GS-×××	20-pin plastic SOP (300 mil)
μ PD6604GS-×××-GJG	20-pin plastic shrink SOP (300 mil)

Remark ××× indicates ROM code suffix.


PIN CONFIGURATION (TOP VIEW)

20-pin Plastic SOP


• μ**PD6604GS**-×××

20-pin Plastic Shrink SOP

• *µ***PD6604GS-**×××-**GJG**



BLOCK DIAGRAM



LIST OF FUNCTIONS

\star

Item	μPD6604 μPD66P04B						
ROM capacity	1002 × 10 bits						
	Mask ROM	One-time PROM					
RAM capacity	32×4 bits						
Stack	1 level (multiplexed with RF of RAM)						
I/O pins	• Key input (Kı) : 4						
	• Key I/O (K _{1/O}) : 8						
	Key extended input (S ₀ , S ₁) : 2						
	Remote control transmission display output (LED): 1 (multiple)	exed with S1 pin)					
Number of keys	• 32 keys						
	• 48 keys (when extended by key extension input)						
	96 keys (when extended by key extension input and diode)						
Clock frequency	RC oscillation						
	• fosc = 300 kHz to 1 MHz						
	• fosc = 300 to 500 kHz (with POC circuit)						
Instruction execution time	8 μs (fosc = 1 MHz)						
Carrier frequency	fosc, fosc/2, fosc/8, fosc/12, fosc/16, fosc/24, no carrier (high level)						
Timer	9-bit programmable timer: 1 channel						
POC circuit	Mask option	Provided					
Supply voltage	• V _{DD} = 1.8 to 3.8 V	V _{DD} = 2.2 to 3.6 V					
	• V _{DD} = 2.2 to 3.6 V (with POC circuit)						
Operating ambient temperature	• T _A = -40 to +85 °C						
	• $T_A = -20$ to +70 °C (with POC circuit)						
Package	20-pin plastic SOP (300 mil)						
	• 20-pin plastic shrink SOP (300 mil)						

CONTENTS

1.	PIN	FUNCT	IONS	6
	1.1	List of	Pin Functions	6
	1.2	Input/0	Dutput Circuits of Pins	7
	1.3	Dealin	g with Unused Pins	8
2.	INT	FRNAL	CPU FUNCTIONS	9
	2.1		im Counter (PC)	
	2.2	-	Pointer (SP)	
	2.3		ss Stack Register (ASR (RF))	
	2.4		Im Memory (ROM)	
	2.5	-	lemory (RAM)	
	2.6		ointer (DP)	
	2.7		nulator (A)	
	2.8		etic and Logic Unit (ALU)	
	2.9			
	-	2.9.1	Status flag (F)	
		2.9.2	Carry flag (CY)	
2			ISTERS (PX)	14
5.	3.1		ort (P0)	
	3.2		/Special Ports (P1)	
	5.2	3.2.1	K ₁ port (P11: bits 4-7 of P1)	
		3.2.1	So port (bit 2 of P1)	
		3.2.2	St/LED (bit 3 of P1)	
	3.3		01 Register 0 (P3)	
	3.3 3.4		DI Register 1 (P3)	
	5.4	Contro		10
4.				
	4.1		Configuration	
	4.2		Operation	
	4.3		r Output	
	4.4	Softwa	are Control of Timer Output	21
5.	STA	NDBY	FUNCTION	22
	5.1	Outlin	e of Standby Function	22
	5.2	Stand	by Mode Setup and Release	23
	5.3	Stand	by Mode Release Timing	24
6.	RES	SET PIN	l	26
7.	POC		JIT (MASK OPTION)	27
	7.1		ons of POC Circuit	28
8.	SYS	БТЕМ С	LOCK OSCILLATOR	29

•	11107		~ 4
9.	-	RUCTION SET	-
	9.1	Machine Language Output by Assembler	
	9.2	Circuit Symbol Description	
	9.3	Mnemonic to/from Machine Language (Assembler Output) Contrast Table	
	9.4	Accumulator Operation Instructions	
	9.5	Input/Output Instructions	40
	9.6	Data Transfer Instruction	
	9.7	Branch Instructions	43
	9.8	Subroutine Instructions	44
	9.9	Timer Operation Instructions	45
	9.10	Others	46
10.	ASS	EMBLER RESERVED WORDS	48
	10.1	Mask Option Directives	48
		10.1.1 OPTION and ENDOP directives	
		10.1.2 Mask option definition directive	
11.	ELE	CTRICAL SPECIFICATIONS	49
12.	СНА	RACTERISTIC CURVE (REFERENCE VALUES)	52
13.	APP	LIED CIRCUIT EXAMPLE	54
14.	PAC	KAGE DRAWINGS	55
15.	REC	OMMENDED SOLDERING CONDITIONS	57
ΑΡ	PEN	DIX A. DEVELOPMENT TOOLS	58
AP	PEN	DIX B. FUNCTIONAL COMPARISON BETWEEN µPD6604 AND OTHER SUBSERIES	59
AP	PEN	DIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT	60

1. PIN FUNCTIONS

1.1 List of Pin Functions

Pin No.	Symbol	Function	Output Format	When Reset
1 2 15-20	K1/00-K1/07	These pins refer to the 8-bit I/O ports. I/O switching can be made in 8-bit units. In INPUT mode, a pull-down resistor is added. In OUTPUT mode, they can be used as the key scan output of the key matrix.	CMOS push-pull ^{Note 1}	High-level output
3	So	Refers to the input port. Can also be used as the key return input of the key matrix. In INPUT mode, the availability of the pull-down resistor of the S_0 and S_1 ports can be specified by software in terms in 2-bit units. If INPUT mode is canceled by software, this pin is placed in OFF mode and enters the high-impedance state.		High-impedance (OFF mode)
4	S1/LED	Refers to the I/O port. In INPUT mode (S ₁), this pin can also be used as the key return input of the key matrix. The availability of the pull-down resistor of the S ₀ and S ₁ ports can be specified by software in 2-bit units. In OUTPUT mode ($\overline{\text{LED}}$), it becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs the low level from the $\overline{\text{LED}}$ output synchronously with the REM signal.	CMOS push-pull	High-level output (LED)
5	REM	Refers to the infrared remote control transmission output. The output is active high. Carrier frequency: fosc, fosc/8, fosc/12, high-level, fosc/2, fosc/16, fosc/24 (usable on software)	CMOS push-pull	Low-level output
6	Vdd	Refers to the power supply.	—	_
7 8	OSCIN OSCOUT	These pins refer to the pins for RC oscillation.		High-impedance (oscillation stopped) Low level (oscillation stopped)
9	GND	Refers to the ground.	_	_
10	RESET	Normally, this pin is a system reset input. By inputting a low level, the CPU can be reset. When resetting with the POC circuit (mask option) a low level is output. A pull-up resistor is incorporated.	_	_
11-14	K ₁₀ -K ₁₃ Note 2	These pins refer to the 4-bit input ports. They can be used as the key return input of the key matrix. The use of the pull-down resistor can be specified by software in 4-bit units.	_	Input (Low-level)


Notes 1. Be careful about this because the drive capability of the low-level output side is held low.

2. In order to prevent malfunction, be sure to input a low level to more than one of pins K₁₀ to K₁₃ when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).


1.2 Input/Output Circuits of Pins

The input/output circuits of the μ PD6604 pins are shown in partially simplified forms below.

(1) KI/00-KI/07




(4) S₀







Note The drive capability is held low.

(2) KI0-KI3




(3) REM









1.3 Dealing with Unused Pins

The following connections are recommended for unused pins.

	Pin	Connection				
	FIII	Inside the microcontroller	Outside the microcontroller			
Ki/o INPUT mode		—	Open			
OUTPUT mode		High-level output				
REM		_				
S1/LED		OUTPUT mode (LED) setting				
So		OFF mode setting	Directly connect to GND			
Kı		—				
RESETNote	TNote Built-in POC circuit		Open			

Table 1-1. Connections for Unused Pins

- **Note** If the circuit is an applied one requiring high reliability, be sure to design it in such a manner that the RESET signal is entered externally.
- Caution The I/O mode and the terminal output level are recommended to be fixed by setting them repeatedly in each loop of the program.

2. INTERNAL CPU FUNCTIONS

2.1 Program Counter (PC): 10 Bits

Refers to the binary counter that holds the address information of the program memory.

Figure 2-1. Program Counter Organization

_										
PC	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

The program counter contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing JUMP instructions (JMP, JC, JNC, JF, JNF), the program counter contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved in the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved in the ASR is restored to the PC.

When reset, the value of the program counter becomes "000H".

2.2 Stack Pointer (SP): 1 Bit

Refers to the 1-bit register which holds the status of the address stack register.

The stack pointer contents are incremented when the call instruction (CALL) is executed; they are decremented when the return instruction (RET) is executed.

When reset, the stack pointer contents are cleared to "0".

When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is hung up thus a system reset signal is generated and the PC becoming "000H".

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.

2.3 Address Stack Register (ASR (RF)): 10 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed. The low-order 8 bits are arranged in the RF of the data memory as a dual-function RAM. The register holds

the ASR value even after the RET is executed.

When reset, it holds the previous data (undefined when turning on the power).

Caution If the RF is accessed as the data memory, the high-order 2 bits of the ASR become undefined.

Figure 2-2. Address Stack Register Organization

ASR	ASR9	ASR8	ASR7	ASR6	ASR5	ASR4	ASR3	ASR2	ASR1	ASR0

2.4 Program Memory (ROM): 1002 Steps \times 10 Bits

The ROM consists of 10 bits per step, and is addressed by the program counter.

The program memory stores programs and table data, etc.

The 22 steps from 3EAH to 3FFH cannot be used in the test program area.




Figure 2-3. Program Memory Map

Note The test program area is so designed that a program or data placed in either of them by mistake is returned to the 000H address.

2.5 Data Memory (RAM): 32×4 Bits

The data memory, which is a static RAM consisting of 32×4 bits, is used to retain processed data. The data memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.

When reset, R0 is cleared to "00H" and R1 to RF retain the previous data (undefined when turning on the power).

0		ow-order 4 bits)	
R 10	RU	Roo	→DP (see 2.6 Data Pointer (DP))
1110	R1	1,000	1
R 11		R 01	
D.a	R2	Dee	-
K 12	R3	K 02	4
R 13		Ros	
	R4		
R 14		R04	4
R 15	<u></u>	Ros	-
1113	R6	1005	1
R 16		R06	
D	<u></u>	D	_
N 1/	R8	K 07	-
R 18		Ros	
_	R9		_
R 19	DA	R09	4
R _{1A}		ROA	-
	RB		
R 1B		ROB	-
R ₁₀	RC	Roc	-
I NIC	RD	T COC	4
R1D		Rod	
D	RE	D	-
K1E	RF	K0E	4
R1F		ROF	\rightarrow ASR (see 2.3 Address Stack Register (ASR (RF)))
	R12 R13 R14 R15 R16 R17 R18 R19 R1A R10 R10 R10	R1 R11 R2 R12 R13 R4 R14 R5 R16 R7 R17 R17 R17 R18 R9 R19 R18 R19 R19 R10 R10 R10 R10 R10 R10 R10 R10	R10 R00 R1 R01 R2 R02 R12 R02 R13 R03 R4 R04 R14 R04 R15 R05 R6 R06 R17 R07 R18 R08 R19 R09 R19 R09 R19 R08 R19 R08 R19 R09 R10 R04 R11 R04 R11 R05 R11 R07 R12 R09 R13 R08 R14 R04 R15 R05 R10 R06 R11 R05 R12 R05 R14 R04 R15 R05 R16 R05 R10 R05 R10 R05 R14 R04

Figure 2-4. Data Memory Organization

2.6 Data Pointer (DP): 10 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents. The low-order 8 bits of the ROM address are specified by R0 of the data memory; and the high-order 2 bits by bits 4 and 5 of the P3 register (CR0).

When reset, the pointer contents become "000H".






2.7 Accumulator (A): 4 Bits

The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various operations.

When reset, the accumulator contents are left undefined.





2.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple manipulations with priority given to logical operations.

2.9 Flags

2.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag. The status flag is set (to 1) in the following cases.

- If the condition specified with the operand is met when the STTS instruction has been executed
- When STANDBY mode is canceled.
- When the cancelation condition is met at the point of executing the HALT instruction. (In this case, the system is not placed in STANDBY mode.)

Conversely, the status flag is cleared (to 0) in the following cases:

- If the condition specified with the operand is not met when the STTS instruction has been executed.
- When the status flag has been set (to 1), the HALT instruction executed, but the cancelation condition is not met at the point of executing the HALT instruction. (In this case, the system is not placed in STANDBY mode.)

Operano	Operand Value of STTS Instruction		struction	Condition for Status Flag (F) to be Set					
bз	b2	b1	bo	Condition for Status Hag (F) to be Set					
0	0	0	0	High level is input to at least one of K _I pins.					
	0	1	1	High level is input to at least one of K _I pins.					
	1	1	0	High level is input to at least one of K _I pins.					
	1	0	1	The down counter of the timer is 0.					
1	Either of the combinations		binations	[The following condition is added in addition to the above.]					
	of b2, b1, and b0 above.			High level is input to at least one of S_0 and S_1 pins.					

Table 2-1. Conditions for Status Flag (F) to be Set by STTS Instruction

2.9.2 Carry flag (CY)

The carry flag is set (to 1) in the following cases:

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is "1" and bit 3 of the operand is "1".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is "1".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0FH.

The carry flag is cleared (to 0) in the following cases:

- If the ANL instruction or the XRL instruction is executed when at least either bit 3 of the accumulator or bit 3 of the operand is "0".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is "0".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- If the ORL instruction is executed.
- When Data is written to the accumulator by the MOV instruction or the IN instruction.

3. PORT REGISTERS (PX)

The K_{1/o} port, the K₁ port, the special ports (S₀, S₁/ $\overline{\text{LED}}$), and the control register are treated as port registers. At reset, port register values are shown below.

	At Reset							
	FFH							
	Р	10			P	00		
Ki/07	K1/06	K1/05	K I/04	Кі/оз	K 1/02	K I/01	K1/00	
	× FH ^{Note}							
	Ρ	11			P	01		
Кіз	Kı2	Kıı	Kıo	S1/LED	So	1	1	
			P3 (Contro	l register 0)				03H
	Р	13			P	03		
0	0 0 DP9 DP8 TCTL CARY MOD1 MOD0							
	26H							
	P ₁₄ P ₀₄							
0	0	Kı pull-down	S₀/S₁ pull-down	0	S1/LED mode	Ki/o mode	S ₀ mode	

Figure 3-1. Port Register Organization

Note \times : Refers to the value based on the K_I pin state.

Table 3-1.	Relationship	between	Ports	and	their	Read/Write
------------	--------------	---------	-------	-----	-------	------------

Port Name	INPUT	Mode	OUTPUT Mode		
Fort Name	Read	Write	Read	Write	
Kı/o	Pin state	Output latch	Output latch	Output latch	
Kı	Pin state	—	—	—	
So	Pin state	—	Note	—	
S1/LED	Pin state	—	Pin state	—	

Note When in OFF mode, "1" is normally read.

3.1 Ki/o Port (P0)

The K_{1/0} port is an 8-bit input/output port for key scan output.

INPUT/OUTPUT mode is set by bit 1 of the P4 register.

If a read instruction is executed, the pin state can be read in INPUT mode, whereas the output latch contents can be read in OUTPUT mode.

If the write instruction is executed, data can be written to the output latch regardless of INPUT or OUTPUT mode. When reset, the port is placed in OUTPUT mode; and the value of the output latch (P0) becomes 1111 1111B. The $K_{I/O}$ port contains the pull-down resistor, allowing pull-down in INPUT mode only.

Caution During double pressing of a key, a high-level output and a low-level output may coincide with each other at the K_{I/O} port. To avoid this, the low-level output current of the K_{I/O} port is held low. Therefore, be careful when using the K_{I/O} port for purposes other than key scan output. The K_{I/O} port is so designed that, even when connected directly to V_{DD} within the normal supply voltage range (V_{DD} = 1.8 to 3.6 V), no problem may occur.

Table 3-2. Ki/o Port (P0)

Bit	b7	b6	b₅	b4	b₃	b ₂	b1	bo
Name	K1/07	K1/06	K1/05	K1/04	Кі/оз	K1/02	K1/01	K1/00

 $b_0\text{-}b_7$: In reading : In INPUT mode, the Ki/o pin's state is read.

In OUTPUT mode, the Ki/o pin's output latch contents are read.

In writing : Data is written to the Ki/o pin's output latch regardless of INPUT or OUTPUT mode.

3.2 KI Port/Special Ports (P1)

3.2.1 Ki port (P11: bits 4-7 of P1)

The K₁ port is to the 4-bit input port for key entry.

The pin state can be read.

Software can be used to set the availability of the pull-down resistor of the K₁ port in 4-bit units by means of bit 5 of the P4 register.

When reset, the pull-down resistor is connected.

Table 3-3. Ki/Special Port Register (P1)

Bit	b7	b6	b₅	b4	bз	b ₂	b1	bo
Name	Кіз	Kı2	KI1	Kio	S1/LED	So	(Fixed to	o "1")

b2 : In INPUT mode, state of the So pin is read (Read only).

In OFF mode, this bit is fixed to "1".

b3 : The state of the S1/LED pin is read regardless of INPUT/OUTPUT mode (Read only).

b4-b7 : The state of the KI pin is read (Read only).

Caution In order to prevent malfunction, be sure to input a low level to more than one of pins K₁₀ to K₁₃ when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).

3.2.2 So port (bit 2 of P1)

The S_0 port is the INPUT/OFF mode port.

The pin state can be read by setting this port to INPUT mode with bit 0 of the P4 register.

In INPUT mode, software can be used to set the availability of the pull-down resistor of the S₀ and S₁/ $\overline{\text{LED}}$ port in 2-bit units by means of bit 4 of the P4 register.

If INPUT mode is canceled (thus set to OFF mode), the pin becomes high-impedance but it also makes that the through current does not flow internally. In OFF mode, "1" can be read regardless of the pin state.

When reset, it is set to OFF mode, thus becoming high-impedance.

3.2.3 S₁/LED (bit 3 of P1)

The S_1/\overline{LED} port is the input/output port.

It uses bit 2 of the P4 register to set INPUT or OUTPUT mode. The pin state can be read in both INPUT mode and OUTPUT mode.

When in INPUT mode, software can be used to set the availability of the pull-down resistor of the S₀ and S₁/ $\overline{\text{LED}}$ ports in 2-bit units by means of bit 4 of the P4 register.

When in OUTPUT mode, the pull-down resistor is automatically disconnected thus becoming the remote transmission display pin (see **4. TIMER**).

When reset, it is placed in OUTPUT mode, and high level is output.

3.3 Control Register 0 (P3)

Control register 0 consists of 8 bits. The contents that can be controlled are as shown below. When reset, the register becomes 0000 0011B.

Bit		b7	b6	b₅	b4	b₃	b ₂	b1	bo
Name		_	—	DP (Data pointer)		TCTL	CARY	MOD1	MOD ₀
				DP۹	DP8				
Set	0	Fixed	Fixed	0	0	1/1	ON	See Table 3-5.	
value	1	to "0"	to "0"	1	1	1/2	OFF		
When res	et	0	0	0	0	0	0	1	1

Table 3-4. Control Register 0 (P3)

b0, b1 : These bits specify the carrier frequency and duty ratio of the REM output.

- b2 : This bit specifies the availability of the carrier of the frequency specified by b₀ and b₁.
 "0" = ON (with carrier); "1" = OFF (without carrier; high level)
- b_3 $\hfill :$ This bit changes the carrier frequency and the timer clock's frequency division ratio.

"0" = 1/1 (carrier frequency: the specified value of b₀ and b₁; timer clock: fosc/8)

"1" = 1/2 (carrier frequency: half of the specified value of b₀ and b₁; timer clock: fosc/16)

bз	b2	b1	bo	Timer Clock	Carrier Frequency (Duty Ratio)
0	0	0	0	fosc/8	fosc (Duty 1/2)
		0	1		fosc/8 (Duty 1/2)
		1	0		fosc/12 (Duty 1/2)
		1	1		fosc/12 (Duty 1/3)
	1	×	×		Without carrier (high level)
1	0	0	0	fosc/16	fosc/2 (Duty 1/2)
		0	1		fosc/16 (Duty 1/2)
		1	0		fosc/24 (Duty 1/2)
		1	1		fosc/24 (Duty 1/3)
	1	×	×		Without carrier (high level)

Table 3-5. Timer Clock and Carrier Frequency Setup

b4 and b5 : These bits specify the high-order 2 bits (DP8 and DP9) of ROM's data pointer.

Remark ×: don't care

3.4 Control Register 1 (P4)

Control register 1 consists of 8 bits. The contents that can be controlled are as shown below. When reset, the register becomes 0010 0110B.

Bit		b7	b6	b₅	b4	bз	b ₂	b1	bo
Name		—	_	Kı	S0/S1	—	S1/LED	Kı/o	S₀
				Pull-down	Pull-down		mode	mode	mode
Set	0	Fixed	Fixed	OFF	OFF	Fixed	S1	IN	OFF
value	1	to "0"	to "0"	ON	ON	to "0"	LED	OUT	IN
When res	et	0	0	1	0	0	1	1	0

Table 3-6. Control Register 1 (P4)

- bo : Specifies the input mode of the So port. "0" = OFF mode (high impedance); "1" = IN (INPUT mode).
- $b_1 \ :$ Specifies the I/O mode of the Kı/o port.
 - "0" = IN (INPUT mode); "1" = OUT (OUTPUT mode).
- b₂ : Specifies the I/O mode of the S₁/ $\overline{\text{LED}}$ port. "0" = S₁ (INPUT mode); "1" = $\overline{\text{LED}}$ (output mode).
- b4 : Specifies the availability of the pull-down resistor in S₀/S₁ port INPUT mode. "0" = OFF (unavailable);
 "1" = ON (available)
- b5 : Specifies the availability of the pull-down resistor in K₁ port. "0" = OFF (unavailable);
 "1" = ON (available).


Remark In OUTPUT mode or in OFF mode, all the pull-down resistors are automatically disconnected.

4. TIMER

4.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (t₈ to t₀), a flag (t₉) permitting the 1-bit timer output, and a zero detecting circuit.





4.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer operation instruction. The timer operation instructions for making the timer start operation are shown below:

MOV T0, A MOV T1, A MOV T, #data10 MOV T, @R0

The down counter is decremented (-1) in the cycle of 8/fosc or 16/fosc^{Note}. If the value of the down counter becomes 0, the zero detecting circuit generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT #×101B) waiting for the timer to stop its operation, the HALT mode is canceled and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. There is the following relational expression between the timer's time and the down counter's set value.

Timer time = (Set value + 1) × 8/fosc (or 16/fosc^{Note})


Note This becomes 16/fosc if bit 3 of the control register is set (to 1).

By setting 1 for the flag (t₉) which enables the timer output, the timer can output its operation status from the $S_1/\overline{\text{LED}}$ pin and the REM pin. The REM pin can also output the carrier while the timer is in operation.

	S1/LED Pin	REM Pin
Timer operating	L	H (or carrier output ^{Note})
Timer halting	Н	L

Note The carrier output results if bit 2 of the control register 0 is cleared (to 0).

Figure 4-2. Timer Output (When Carrier is Not Output)




4.3 Carrier Output

The carrier for remote-controlled transmission can be output from the REM pin by clearing (to 0) bit 2 of the control register 0.

As shown in Figure 4-3, in the case where the timer stops when the carrier is at a high level, the carrier continues to be output until its next fall and then stops due to the function of the carrier synchronous circuit. When the timer starts operation, however, the high-level width of the first carrier may become shorter than the specified width.

Figure 4-3. Timer Output (When Carrier is Output)




Notes 1. Error when the REM output ends: Lead by "the carrier's low-level width" to lag by "the carrier's highlevel width"


2. Error of the carrier's high-level width: 0 to "the carrier's high-level width"

4.4 Software Control of Timer Output

The timer output can be controlled by software. As shown in Figure 4-4, the pulse with a minimum width of 1-instruction cycle (8/fosc) can be output.



: MOV T, #000000000B; low-level output from the REM pin : MOV T, #100000000B; high-level output from the REM pin MOV T, #000000000B; low-level output from the REM pin :



5. STANDBY FUNCTION

5.1 Outline of Standby Function

To save current consumption, two types of standby modes, i.e., HALT mode and STOP mode, are made available. In STOP mode, the system clock stops oscillation. At this time, the OSCIN and OSCOUT pins are fixed at a low level.

In HALT mode, CPU operation halts, while the system clock continues oscillation. When in HALT mode, the timer (including REM output and $\overline{\text{LED}}$ output) operates.

In either STOP mode or HALT mode, the statuses of the data memory, accumulator, and port register, etc. immediately before the standby mode is set are retained. Therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set.

			STOP Mode HALT Mode					
Setting instruction			HALT instruction	HALT instruction				
Clock oscillation circuit			Oscillation stopped	Oscillation continued				
	CPU		Operation halted	Operation halted				
	Data memory		Immediately preceding status retained					
Operation	Accumulator		Immediately preceding status retained					
statuses	Flag	F	• 0 (When 1, the flag is not placed in the standby mode.)					
		CY	• Immediately preceding status retained					
	Port register		Immediately preceding status retained					
	Timer		Operation halted (The count value is reset to "0")	Operable				

Table 5-1. Statuses During Standby Mode

Cautions 1. Write the NOP instruction as the first instruction after STOP mode is released.

- 2. When standby mode is canceled, the status flag (F) is set (to 1).
- 3. If, at the point the standby mode has been set, its cancelation condition is met, then the system is not placed in the standby mode. However, the status flag (F) is set (1).

5.2 Standby Mode Setup and Release

The standby mode is set with the HALT #b3b2b1b0B instruction for both STOP mode and HALT mode. For the standby mode to be set, the status flag (F) is required to have been cleared (to 0).

The standby mode is released by the release condition specified with the RESET (RESET input; POC) or the operand of HALT instruction. If the standby mode is released, the status flag (F) is set (to 1).

Even when the HALT instruction is executed in the state that the status flag (F) has been set (to 1), the standby mode is not set. If the release condition is not met at this time, the status flag is cleared (to 0). If the release condition is met, the status flag remains set (to 1).

Even in the case when the release condition has been already met at the point that the HALT instruction is executed, the standby mode is not set. Here, also, the status flag (F) is set (to 1).

Caution Depending on the status of the status flag (F), the HALT instruction may not be executed. Be careful about this. For example, when setting HALT mode after checking the key status with the STTS instruction, the system does not enter HALT mode as long as the status flag (F) remains set (to 1) thus sometimes performing an unintended operation. In this case, the intended operation can be realized by executing the STTS instruction immediately after timer setting to clear (to 0) the status flag.

Example		#03H	;To check the Ki pin status.
	: MOV	T, #0xxH	;To set the timer
	STTS	#05H	;To clear the status flag
	:	(During thi	s time, be sure not to execute an instruction that may set the status flag.)
	HALT	#05H	;To set HALT mode

Table 5-2. Addresses Executed After Standby Mode Released


Release Condition	Address Executed After Released		
Reset	0 address		
Release condition shown in Table 5-3	The address following the HALT instruction		

	Operand Value of HALT Instruction			Setting Mode	Precondition for Setup	Release Condition		
bз	b ₂	b1	b٥					
0	0	0	0	STOP	All K _{VO} pins are high-level output.	High level is input to at least one of K _I pins.		
	0	1	1	STOP	All K _{VO} pins are high-level output.	High level is input to at least one of K _I pins.		
	1	1	0	STOP ^{Note 1}	The $K_{I/O0}$ pin is high-level output.	High level is input to at least one of K _I pins.		
1	Any of	the		STOP	[The following condition is ad	condition is added in addition to the above.]		
	combii	nations of	of			High level is input to at least one		
	b2b1b0 above					of S ₀ and S ₁ pins ^{Note 2} .		
0/1	1	0	1	HALT	_	When the timer's down counter is 0		

Table 5-3. Standby Mode Setup (HALT #b3b2b1b0B) and Release Conditions

- **Notes 1.** When setting HALT #×110B, configure a key matrix by using the K_{1/00} pin and the K₁ pin so that an internal reset takes effect at the time of program overrun.
 - At least one of the S₀ and S₁ pins (the pin used for canceling the standby) must be in INPUT mode. (The internal reset does not take effect even when both pins are in OUTPUT mode.)
- Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the HALT instruction.
 - 2. If STOP mode is set when the timer's down counter is not 0 (timer operating), the system is placed in STOP mode only after all the 10 bits of the timer's down counter and the timer output permit flag are cleared to 0.
 - 3. Write the NOP instruction as the first instruction after STOP mode is released.
- 5.3 Standby Mode Release Timing
 - (1) STOP Mode Release Timing





Caution When a release condition is established in the STOP mode, the device is released from the STOP mode and goes into a wait status. At this time, if the release condition is not held, the device goes into the STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode, it is necessary to hold the release condition longer than the wait time.






Figure 5-2. STOP Mode Release by RESET Input

(2) HALT Mode Release Timing










6. RESET PIN

The system reset takes effect by inputting low level to the RESET pin.

While the RESET pin is at low level, the system clock oscillator is stopped and the OSCout pin is fixed to highimpedance, the OSC_{IN} pin is fixed to the GND.

If the RESET pin is raised from low level to high level, it executes the program from the 0 address after counting 60 to 116 of the system clock (fosc).

Figure 6-1. Reset Operation by RESET Input



The $\overline{\text{RESET}}$ pin outputs low level when the POC circuit (mask option) is in operation.

Caution When connecting a reset IC to the RESET pin, ensure that the IC is of the N-ch open-drain output type.

Hard	Hardware		 RESET Input in Operation Resetting by Internal POC Circuit in Operation Resetting by Other Factors^{Note 1} 	RESET Input During STANDBY Mode Resetting by the Internal POC Circuit During STANDBY Mode							
PC (10 bi	ts)		000H	000H							
SP (1 bit)			OB								
Data	R0 =	DP	000H	00H							
memory	R1-R	F	Undefined	Previous status retained							
Accumula	Accumulator (A)		Undefined								
 Status f Carry flat 	0 ())	0B								
Timer (10	bits)		000H								
Port regis	ster	P0	FFH								
		P1	×FH ^{Note 2}								
Control re	egister	P3	03H								
		P4	26H								

Table 6-1. Hardware Statuses After Resetting

Notes 1. The following resets are available.

- Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy the precondition)
- Reset when executing the RLZ instruction (when A = 0)
- Reset by stack pointer's overflow or underflow
- 2. Refers to the value by the KI pin status.

In order to prevent malfunction, be sure to input a low level to more than one of pins K_{10} to K_{13} when reset is released (when $\overrightarrow{\text{RESET}}$ pin changes from low level to high level, or POC is released due to supply voltage startup).

7. POC CIRCUIT (MASK OPTION)

The POC circuit monitors the power supply voltage and applies an internal reset in the microcontroller at the time of battery replacement. If the applied circuit satisfies the following conditions, the POC circuit can be incorporated by the mask option.

- High reliability is not required.
- Clock frequency fosc = 300 to 500 kHz
- Power supply voltage $V_{DD} = 2.2$ to 3.6 V
- Operating ambient temperature $T_A = -20$ to +70 °C

Cautions 1. The one-time PROM product (μ PD66P04B) originally contains the POC circuit.


- 2. There are cases in which the POC circuit cannot detect a low power supply voltage of less than 1 ms. Therefore, if the power supply voltage has become low for a period of less than 1 ms, the POC circuit may malfunction because it does not generate an internal reset signal.
- 3. If the applied circuit does not satisfy the conditions above, design the applied circuit in such a manner that the reset takes effect without failure within the power supply voltage range by means of an external reset circuit.
- 4. In order to prevent malfunction, be sure to input a low level to more than one of pins K₁₀ to K₁₃ when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).
- **Remarks 1.** It is recommended that the POC circuit be incorporated when applied circuits are infrared remotecontrol transmitters for consumer appliances.
 - 2. Even when a POC circuit is incorporated, the externally entered RESET input is valid with the OR condition; therefore, the POC circuit and the RESET input can be used at the same time. However, if the POC circuit detects a low power supply voltage, the RESET pin will be forced to low level; therefore, use an N-ch open drain output or NPN open collector output for the external reset circuit.

7.1 Functions of POC Circuit

The POC circuit has the following functions:

- Generates an internal reset signal when $V_{DD} \leq V_{POC}$.
- Cancels an internal reset signal when VDD > VPOC.

Here, VDD: power supply voltage, VPOC: POC-detected voltage.



- **Notes 1.** In reality, there is the oscillation stabilization wait time until the circuit is switched to OPERATING mode. The oscillation stabilization wait time is about 60/fosc to about 116/fosc (about 130 to 250 μ s; when fosc = 455 kHz).
 - For the POC circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the VPOC for the period of 1 ms or more. Therefore, in reality, there is the time lag of up to 1 ms until the reset takes effect.
 - 3. The POC-detected voltage (VPoc) varies between 0.9 to 2.2 V; thus, the resetting may be canceled at a power supply voltage smaller than the assured range (VDD = 1.8 to 3.6 V). However, as long as the conditions for operating the POC circuit are met, the actual lowest operating power supply voltage becomes lower than the POC-detected voltage. Therefore, there is no malfunction occurring due to the shortage of power supply voltage.

8. SYSTEM CLOCK OSCILLATOR

The system clock oscillator consists of RC oscillation circuits (fosc = 300 kHz to 1 MHz).




Figure 8-1. System Clock

The system clock oscillator stops its oscillation when reset or in STOP mode.


Caution When using the system clock oscillator, wire area indicated by the dotted-line in the diagram as follows to reduce the effects of the wiring capacitance, etc.

- Make the wiring as short as possible.
- Do not allow the wiring to intersect other signal lines. Do not wire close to lines through which large fluctuating currents flow.
- Make sure that the point where the oscillation circuit capacitor is installed is always at the same electric potential as the ground. Never earth with a ground pattern through which large currents flow.
- Do not extract signals from the oscillation circuit.

*

Remark Theoretically, the oscillation frequency of the system clock is determined by the values of C and R. Actually, however, it also changes depending on supply voltage V_{DD} and operating ambient temperature T_A. Moreover, the oscillation frequency of some devices differs from that of the others even when R and C of the same values are connected because of variations in the devices and wiring of the set board. It is therefore difficult to accurately calculate the values of the oscillation frequency and R. However, an approximate value can be obtained by an approximate calculation (such as an expression calculating the value of R from the fosc value) using data measured under fixed conditions. The expression shown below was obtained experimentally. This can be used to calculate the resistor R necessary to obtain the oscillation frequency fosc under the conditions of C = 27 pF, V_{DD} = 3.0 V, and T_A = 25 °C.

$$R = \frac{26400}{\text{fosc [kHz]}} - 2.40 \text{ [k}\Omega\text{] (Where V_{DD} = 3.0 V, and T_A = 25 °C, and C = 27 pF)}$$



Example of fosc vs R characteristics (Reference)

Oscillation resistance R [$k\Omega$]


9. INSTRUCTION SET

9.1 Machine Language Output by Assembler


The bit length of the machine language of this product is 10 bits per word. However, the machine language that is output by the assembler is extended to 16 bits per word. As shown in the example below, the expansion is made by inserting 3-bit extended bits (111) in two locations.

Figure 9-1. An Example of Assembler Output (10 bits extended to 16 bits)

<1> In the case of "ANL A, @R0H"



<2> In the case of "OUT P0, #data8"



9.2 Circuit Symbol Description

А	: Accumulator
ASR	: Address Stack Register
addr	: Program memory address
CY	: Carry flag
data4	: 4-bit immediate data
data8	: 8-bit immediate data
data10	: 10-bit immediate data
F	: Status flag
PC	: Program Counter
Pn	: Port register pair (n = 0, 1, 3, 4)
P0n	: Port register (low-order 4 bits)
P1n	: Port register (high-order 4 bits)
ROMn	: Bit n of the program memory's $(n = 0.9)$
Rn	: Register pair
R0n	: Data memory (General-purpose register; n = 0-F)
R1n	: Data memory (General-purpose register; n = 0-F)
SP	: Stack Pointer
Т	: Timer register
Т0	: Timer register (low-order 4 bits)
T1	: Timer register (high-order 4 bits)
(×)	: Content addressed with \times

9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table

Accumulator Operation Instructions

Maamania	Onerand	Ins	struction Co	de	Operation	Instruction	Instruction
Mnemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
ANL	A, R0n	FBEn			$(A) \leftarrow (A) \land (Rmn) m = 0, 1 n = 0-F$	1	1
	A, R1n	FAEn			$CY \leftarrow A_3 \bullet Rmn_3$		
	A, @R0H	FAF0			(A) ← (A) ∧ ((P13), (R0))7-4		
					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	FBF0			(A) ← (A) ^ ((P13), (R0)) ₃₋₀		
					$CY \leftarrow A_3 \bullet ROM_3$		
	A, #data4	FBF1	data4		$(A) \leftarrow (A) \land data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
ORL	A, R0n	FDEn			$(A) \leftarrow (A) \lor (Rmn) m = 0, 1 n = 0-F$	1	
	A, R1n	FCEn			$CY \leftarrow 0$		
	A, @R0H	FCF0			(A) ← (A) ∨ ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, @R0L	FDF0			(A) ← (A) ∨ ((P13), (R0)) ₃₋₀		
					$CY \leftarrow 0$		
	A, #data4	FDF1	data4		$(A) \leftarrow (A) \lor data4$	2	
					$CY \leftarrow 0$		
XRL	A, R0n	F5En			$(A) \leftarrow (A) \forall (Rmn) m = 0, 1 n = 0-F$	1	
	A, R1n	F4En			$CY \leftarrow A_3 \bullet Rmn_3$		
	A, @R0H	F4F0			(A) ← (A) ∀ ((P13), (R0)) ₇₋₄		
					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	F5F0			(A) ← (A) ∀ ((P13), (R0)) ₃₋₀		
					$CY \leftarrow A_3 \bullet ROM_3$		
	A, #data4	F5F1	data4		$(A) \leftarrow (A) \forall data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
INC	А	F4F3			$(A) \leftarrow (A) + 1$	1	
					if (A) = 0 CY \leftarrow 1		
					else CY \leftarrow 1		
RL	А	FCF3			$(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (A_3)$		
					$CY \leftarrow A_3$		
RLZ	А	FEF3			if A = 0 reset		
					else (An+1) \leftarrow (An), (A0) \leftarrow (A3)		
					$CY \leftarrow A_3$		

Input/output Instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
Millemonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
IN	A, P0n	FFF8 + n	_	_	$(A) \gets (Pmn) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$	1	1
	A, P1n	FEF8 + n	—	—	$CY \leftarrow 0$		
OUT	P0n, A	E5F8 + n	—	—	$(Pmn) \gets (A) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$		
	P1n, A	E4F8 + n	_	_			
ANL	A, P0n	FBF8 + n	_	_	$(A) \leftarrow (A) \wedge \ (Pmn) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$		
	A, P1n	FAF8 + n	_	—	$CY \leftarrow A_3 \bullet Pmn_3$		
ORL	A, P0n	FDF8 + n	_	—	$(A) \gets (A) \lor (Pmn) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$		
	A, P1n	FCF8 + n		_	$CY \leftarrow 0$		
XRL	A, P0n	F5F8 + n	_	_	$(A) \leftarrow (A) \neq (Pmn) m = 0, 1 n = 0, 1, 3, 4$		
	A, P1n	F4F8 + n	—	—	$CY \leftarrow A_3 \bullet Pmn_3$		

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
	Operanu	1st Word	2nd Word	3rd Word	Operation		Length	Cycle
OUT	Pn, #data8	E6F8 + n	data8		(Pn) ← data8	n = 0, 1, 3, 4	2	1

Remark	Pn: P1n-P0n	are dealt	with in pairs.
--------	-------------	-----------	----------------

Data Transfer Instruction

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
winemonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
MOV	A, R0n	FFEn			$(A) \leftarrow (Rmn) \qquad m = 0, 1 n = 0-F$	1	1
	A, R1n	FEEn			$CY \leftarrow 0$		
	A, @R0H	FEF0			(A) ← ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, @R0L	FFF0			(A) ← ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, #data4	FFF1	data4		$(A) \leftarrow data4$	2	
					$CY \leftarrow 0$		
	R0n, A	E5En			$(Rmn) \leftarrow (A) \qquad m = 0, \ 1 n = 0-F$	1	
	R1n, A	E4En					

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
		1st Word	2nd Word	3rd Word			Length	Cycle
MOV	Rn, #data8	E6En	data8	_	(R1n-R0n) ← data8	n = 0-F	2	1
	Rn, @R0	E7En	—	_	$(\texttt{R1n-R0n}) \leftarrow ((\texttt{P13}),(\texttt{R0}))$	n = 1-F	1	

Remark Rn: R1n-R0n are dealt with in pairs.

Branch Instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
Millemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
JMP	addr (Page 0)	E8F1	addr		$PC \leftarrow addr$	2	1
	addr (Page 1)	E9F1	addr				
JC	addr (Page 0)	ECF1	addr		$\text{if CY} = 1 \text{PC} \leftarrow \text{addr}$		
	addr (Page 1)	EAF1	addr		else PC \leftarrow PC + 2		
JNC	addr (Page 0)	EDF1	addr		$\text{if CY} = 0 \text{PC} \leftarrow \text{addr}$		
	addr (Page 1)	EBF1	addr		else PC \leftarrow PC + 2		
JF	addr (Page 0)	EEF1	addr		if $F = 1$ PC \leftarrow addr		
	addr (Page 1)	F0F1	addr		else PC \leftarrow PC + 2		
JNF	addr (Page 0)	EFF1	addr		$\text{if } F = 0 PC \leftarrow addr$		
	addr (Page 1)	F1F1	addr		else PC \leftarrow PC + 2		

Caution 0 and 1, which refer to PAGE0 and 1, are not written when writing mnemonics.

Subroutine Instructions

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
		1st Word	2nd Word	3rd Word	Operation	Length	Cycle
CALL	addr (Page 0)	E6F2	E8F1	addr	$SP \leftarrow SP + 1, ASR \leftarrow PC, PC \leftarrow addr$	3	2
	addr (Page 1)	E6F2	E9F1	addr			
RET		E8F2			$PC \leftarrow ASR, SP \leftarrow SP - 1$	1	1

Caution 0 and 1, which refer to PAGE0 and 1, are not written when writing mnemonics.

Timer Operation Instructions

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
WITEITIOTIIC	Operanu	1st Word	2nd Word	3rd Word	Operation		Length	Cycle
MOV	А, ТО	FFFF			$(A) \leftarrow (Tn)$	n = 0, 1	1	1
	A, T1	FEFF			$CY \gets 0$			
	T0, A	E5FF			$(Tn) \leftarrow (A)$	n = 0, 1		
	T1, A	F4FF			(T) n \leftarrow 0			

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
		1st Word	2nd Word	3rd Word		Length	Cycle
MOV	T, #data10	E6FF	data10		$(T) \leftarrow data10$	1	1
	T, @R0	F4FF			(T) ← ((P13), (R0))		

Others

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
		1st Word	2nd Word	3rd Word	Operation	Length	Cycle
HALT	#data4	E2F1	data4		Standby mode	2	1
STTS	#data4	E3F1	data4		if statuses match $F \leftarrow 1$		
					else $F \leftarrow 0$		
	R0n	E3En			if statuses match $F \leftarrow 1$	1	
					else $F \leftarrow 0$ $n = 0-F$		
SCAF		FAF3			if A = 0FH CY \leftarrow 1		
					else $CY \leftarrow 0$		
NOP		E0E0			$PC \leftarrow PC + 1$		

9.4 Accumulator Operation Instructions

ANL A, R0n	
ANL A, R1n	
<1>Instruction code	: 1 1 0 1 R4 0 R3 R2 R1 R0
<2> Cycle count	: 1
<3> Function	: (A) \leftarrow (A) \land (Rmn) m = 0, 1 n = 0 to F
	CY ← A₃ • Rmn₃

The accumulator contents and the register Rmn contents are ANDed and the results are entered in the accumulator.

ANL A, @R0H

ANL A, @ROL

<1>Instruction code	: 1 1 0 1 0/1 1 0 0 0 0
<2>Cycle count	: 1
<3> Function	: (A) \leftarrow (A) \land ((P13), (R0))7-4 (in the case of ANL A, @R0H)
	$CY \leftarrow A_3 \bullet ROM_7$
	(A) \leftarrow (A) \land ((P13), (R0)) ₃₋₀ (in the case of ANL A, @R0L)
	$CY \leftarrow A_3 \bullet ROM_3$

The accumulator contents and the program memory contents specified with the control register P13 and register pair R₁₀-R₀₀ are ANDed and the results are entered in the accumulator. If H is specified, b₇, b₆, b₅ and b₄ take effect. If L is specified, b₃, b₂, b₁ and b₀ take effect.

• Program memory (ROM) organization

b9	b7	b6	b₅	b4	b	bз	b ₂	b1	bo
	-	Н	I.			-	L	Ļ	

Valid bits at the time of accumulator operation

ANL A, #data4

<1>Instruction code : 1 1 0 1 1 1 0 0 0 1

<2> Cycle count

<3> Function

The accumulator contents and the immediate data are ANDed and the results are entered in the accumulator.

NEC

ORL A, R0n

ORL A, R1n

 $\begin{array}{rll} <1> \mbox{ Instruction code } & : & \hline 1 & 1 & 1 & 0 & R_4 & 0 & R_3 & R_2 & R_1 R_0 \\ <2> \mbox{ Cycle count } & : & 1 \\ <3> \mbox{ Function } & : & (A) \leftarrow (A) \lor (Rmn) & m = 0, \ 1 & n = 0 \ to \ F & CY \leftarrow 0 \end{array}$

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

ORL A, @R0H

ORL A, @ROL

The accumulator contents and the program memory contents specified with the control register P13 and register pair R_{10} - R_{00} are ORed and the results are entered in the accumulator.

If H is specified, b_7 , b_6 , b_5 and b_4 take effect. If L is specified, b_3 , b_2 , b_1 and b_0 take effect.

ORL A, #data4

<1>Instruction code	:	1	1	1	0	1	1	0	0	0	1
		0	0	0	0	0	0	d₃	d2	d1	d₀
<2>Cycle count	:	1									
<3> Function	:	(A) <	<u> </u>	(A)	\vee	da	ta	4	
		C١	4	<u></u>	0						

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

XRL A, R0n

XRL A, R1n	
<1>Instruction code	: 1 0 1 0 R4 0 R3 R2 R1 R0
<2> Cycle count	: 1
O Europhian	

<3>Function : (A) \leftarrow (A) \forall (Rmn) m = 0, 1 n = 0 to F CY \leftarrow A₃ • Rmn₃

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

XRL A, @R0H

 XRL A, @R0L

 <1> Instruction code
 : 1 0 1 0 0/1 1 0 0 0 0

 <2> Cycle count
 : 1

 <3> Function
 : (A) \leftarrow (A) \forall (P13), (R0))7-4 (in the case of XRL A, @R0H)

 CY \leftarrow A3 • ROM7

 (A) \leftarrow (A) \forall (P13), (R0))3-0 (in the case of XRL A, @R0L)

 CY \leftarrow A3 • ROM3

The accumulator contents and the program memory contents specified with the control register P13 and register pair R₁₀-R₀₀ are exclusive-ORed and the results are entered in the accumulator. If H is specified, b₇, b₆, b₅, and b₄ take effect. If L is specified, b₃, b₂, b₁, and b₀ take effect.

XRL A, #data4

<1>Instruction code : 1 0 1 0 1 1 0 0 0 1

<2> Cycle count

<3> Function

 $\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & d_3 & d_2 & d_1 & d_0 \\ \vdots & 1 \\ \vdots & (A) \leftarrow (A) \nleftrightarrow data4 \\ CY \leftarrow A_3 \bullet data4_3 \end{bmatrix}$

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

INC A

 $\begin{array}{rl} <1> \text{Instruction code} & : \hline 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ <2> \text{Cycle count} & : & 1 \\ <3> \text{Function} & : & (A) \leftarrow (A) + 1 \\ & \text{if} & A = 0 & \text{CY} \leftarrow 1 \\ & \text{else} & \text{CY} \leftarrow 0 \end{array}$

The accumulator contents are incremented (+1).

RL A

<1>Instruction code	: 1 1 1 0 0 1 0 0 1 1
<2> Cycle count	: 1
<3> Function	: $(A_n + 1) \leftarrow (A_n), (A_0) \leftarrow (A_3)$ CY $\leftarrow A_3$

The accumulator contents are rotated anticlockwise bit by bit.

RLZ A

 $\begin{array}{rll} <1> \text{Instruction code} & : \hline 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ <2> \text{Cycle count} & : & 1 \\ <3> \text{Function} & : & \text{if} & A = 0 & \text{reset} \\ & & \text{else} & (A_n + 1) \leftarrow (An), \ (A_0) \leftarrow (A_3) \\ & & & \text{CY} \leftarrow A_3 \end{array}$

The accumulator contents are rotated anticlockwise bit by bit.

If A = OH at the time of command execution, an internal reset takes effect.

9.5 Input/Output Instructions

The port Pmn data is loaded (read) onto the accumulator.

OUT P0n, A

OUT P1n, A<1> Instruction code:0010 P_4 11 P_2 P_1 P_0 <2> Cycle count:1<3> Function:(Pmn) \leftarrow (A)m = 0, 1n = 0, 1, 3, 4The accumulator contents are transferred to port Pmn to be latched.

ANL A, P0n ANL A, P1n

IL A, FIII		
<1>Instruction code	: 1 1 0 1 P ₄ 1 1 P ₂ P ₁ P ₀	
<2> Cycle count	: 1	
<3> Function	: (A) \leftarrow (A) \land (Pmn) m = 0, 1	n = 0, 1, 3, 4
	CY ← A₃ • Pmn	

The accumulator contents and the port Pmn contents are ANDed and the results are entered in the accumulator.

ORL A, P0n

ORL A, P1n

 $\begin{array}{rll} <1> \mbox{ Instruction code } & : \end{tabular} & 1 & 1 & 0 & P_4 & 1 & 1 & P_2 & P_1 & P_0 \\ <2> \mbox{ Cycle count } & : & 1 \\ <3> \mbox{ Function } & : & (A) \leftarrow (A) \lor (Pmn) & m = 0, \ 1 & n = 0, \ 1, \ 3, \ 4 & CY \leftarrow 0 \end{array}$

The accumulator contents and the port Pmn contents are ORed and the results are entered in the accumulator.

XRL A, P0n

XRL A, P1n

 $\begin{array}{rll} <1> \text{Instruction code} & : & \hline 1 & 0 & 1 & 0 & P_4 & 1 & 1 & P_2 & P_1 & P_0 \\ <2> \text{ Cycle count} & : & 1 \\ <3> \text{ Function} & & : & (A) \leftarrow (A) \forall (\text{Pmn}) & \text{m} = 0, \ 1 & \text{n} = 0, \ 1, \ 3, \ 4 & \text{ CY} \leftarrow A_3 \bullet \text{Pmn} \end{array}$

The accumulator contents and the port Pmn contents are exclusive-ORed and the results are entered in the accumulator.

NEC

OUT Pn, #data8

<1>Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
<2> Cycle count	:1
<3> Function	: (Pn) ← data8 n = 0, 1, 3, 4
The immediate d	ata is transferred to port Pn. In this case, port Pn refers to P1n-Pon operating in pairs.

9.6 Data Transfer Instruction

MOV A, R0n

MOV A, R1n

 $\begin{array}{rll} <1> \mbox{ Instruction code } & : \end{tabular} & 1 & 1 & 1 & R_4 & 0 & R_3 & R_2 & R_1 & R_0 \\ <2> \mbox{ Cycle count } & : & 1 & \\ <3> \mbox{ Function } & : & (A) \leftarrow (Rmn) & m = 0, \ 1 & n = 0 \ to \ F & CY \leftarrow 0 & \\ \end{array}$

The register Rmn contents are transferred to the accumulator.

MOV A, @R0H

<1>Instruction code	: 1 1 1 1 0 1 0 0 0 0
<2>Cycle count	: 1
<3> Function	: (A) \leftarrow ((P13), (R0)) ₇₋₄ CY \leftarrow 0


The high-order 4 bits ($b_7 b_6 b_5 b_4$) of the program memory specified with control register P13 and register pair R₁₀-R₀₀ are transferred to the accumulator. b_9 is ignored.

MOV A, @ROL

<1>Instruction code	: 1 1 1 1 1 1 0 0 0 0
<2>Cycle count	: 1
<3> Function	: (A) ← ((P13), (R0))₃-₀
	$CY \leftarrow 0$

The low-order 4 bits ($b_3 b_2 b_1 b_0$) of the program memory specified with control register P13 and register pair R₁₀-R₀₀ are transferred to the accumulator. b_8 is ignored.

• Program memory (ROM) contents



MOV A, #data4

 $\begin{array}{rl} <1> \text{Instruction code} & : \begin{tabular}{c|c|c|c|c|c|} \hline 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\ \hline & & & & & & \\ \hline & & & & & \\ <2> \text{ Cycle count} & & : & 1 & & \\ <3> \text{ Function} & & & & : & (A) \leftarrow \text{ data4} & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ & & & & & & \\ \hline \end{array}$

The immediate data is transferred to the accumulator.

MOV R0n, A


MOV R1n, A<1> Instruction code: $0 0 1 0 R_4 0 R_3 R_2 R_1 R_0$ <2> Cycle count: 1<3> Function: (Rmn) \leftarrow (A) m = 0, 1 n = 0 to FThe accumulator contents are transferred to register Rmn.

MOV Rn, #data8

 $\begin{array}{rl} <1> Instruction \ code & : \ \hline 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ R_3 \ R_2 \ R_1 \ R_0 \\ & : \ \hline 0 \ d_7 \ d_6 \ d_5 \ d_4 \ 0 \ d_3 \ d_2 \ d_1 \ d_0 \end{array} \\ <2> Cycle \ count & : \ 1 \\ <3> Function & : \ (R1n-R0n) \leftarrow data8 \ n = 0-F \end{array}$

The immediate data is transferred to the register. Using this instruction, registers operate as register pairs.

The pair combinations are as follows:



MOV Rn, @R0

<1>Instruction code : $0 0 1 1 1 0 R_3 R_2 R_1 R_0$

: 1

<2> Cycle count

<3> Function

: (R1n-R0n) ← ((P13), R0)) n = 1 to F

The program memory contents specified with control register P13 and register pair R_{10} - R_{00} are transferred to register pair R1n-R0n. The program memory consists of 10 bits and has the following state after the transfer to the register.

Program memory



The high-order 2 bits of the program memory address is specified with the control register (P13).

9.7 Branch Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

μPD6604 (ROM: 1K steps) : page 0 μPD66P04B (PROM: 1K steps) : page 0

JMP addr

<1>Instruction code : page 0 0 1 0 0 1 0 0 1 0 0 0 1 ; page 1 0 1 0 0 1 1 0 0 0 1

(a) ar ac as at ac at ac

(2) Cycle count

: 1

(3) Function

: PC \leftarrow addr

The 10 bits (PC9-0) of the program counter are replaced directly by the specified address addr (a9 to a0).

JC addr

If the carry flag CY is set (to 1), a jump is made to the address specified with addr (a9 to a0).

JNC addr

If the carry flag CY is cleared (to 0), a jump is made to the address specified with addr (a9 to a0).

JF addr

If the status flag F is set (to 1), a jump is made to the address specified with addr (a9 to a0).

JNF addr

 $\begin{array}{rl} <1> \mbox{ Instruction code} & : \mbox{ page 0 } \hline 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ \end{array}; \mbox{ page 1 } \hline 1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ \end{array}; \mbox{ page 1 } \hline 1 \ 0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ \end{array}$


If the status flag F is cleared (to 0), a jump is made to the address specified with addr (a9 to a0).

9.8 Subroutine Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

μPD6604 (ROM: 1K steps) : page 0 μPD66P04B (PROM: 1K steps) : page 0

CALL addr



Increments (+1) the stack pointer value and saves the program counter value in the address stack register. Then, enters the address specified with the operand addr (a_9 to a_0) into the program counter. If a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect.

RET


 $\begin{array}{rll} <1> \text{Instruction code} & : \hline 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ <2> \text{Cycle count} & : 1 \\ <3> \text{Function} & : \text{PC} \leftarrow \text{ASR} \\ & & \text{SP} \leftarrow \text{SP} - 1 \end{array}$

Restores the value saved in the address stack register to the program counter. Then, decrements (-1) the stack pointer.

If a borrow is generated when the stack pointer value is decremented (-1), an internal reset takes effect.

9.9 Timer Operation Instructions

The timer Tn contents are transferred to the accumulator. T1 corresponds to (t9, t8, t7, t6); T0 corresponds to (t5, t4, t3, t2).



MOV TO, A

MOV T1, A

<1>Instruction code : 0 0 1 00/1 1 1 1 1 1<2>Cycle count : 1 <3>Function : (Tn) \leftarrow (A) n = 0, 1

The accumulator contents are transferred to the timer register Tn. T1 corresponds to (t_9, t_8, t_7, t_6) ; T0 corresponds to (t_5, t_4, t_3, t_2) . After executing this instruction, if data is transferred to T1, t1 becomes 0; if data is transferred to T0, t0 becomes 0.

MOV T, #data10

 $\begin{array}{rrrr} <1> \text{Instruction code} & : & \hline 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \\ \hline t_1 & \hline t_0 & \hline t_$

Remark The timer time is set with (set value + 1) \times 8/fosc or 16/fosc.

NEC

MOV T, @R0

<1>Instruction code : 0 0 1 1 1 1 1 1 1 1


: (T) \leftarrow ((P13), (R0))

<2> Cycle count : 1

<3> Function

Transfers the program memory contents to the timer register T (t₉ to t₀) specified with the control register P13 and the register pair R₁₀-R₀₀.

The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.



The high-order 2 bits of the program memory address are specified with the control register (P13).

Caution When setting a timer value in the program memory, ensure to use the DT directive.

9.10 Others

HALT #data4

<1>Instruction code : 0 0 0 1 0 1 0 0 0 1

	-	-	-		-		-	-	-	
:	0	0	0	0	0	0	d₃	d2	d1	d٥
:	1									

<2> Cycle count

<3> Function : Sandby mode

Places the CPU in standby mode.

The condition for having the standby mode (HALT/STOP mode) canceled is specified with the immediate data.

STTS R0n

<1> Instruction code : 0 0 0 1 1 0 R₃ R₂ R₁R₀

: 1

<2> Cycle count

<3> Function

: if statuses match $F \leftarrow 1$ else $F \leftarrow 0$ n = 0 to F

Compares the S₀, S₁, K_{I/O}, K_I, and TIMER statuses with the register R_{0n} contents. If at least one of the statuses coincides with the bits that have been set, the status flag F is set (to 1). If none of them coincide, the status flag F is cleared (to 0).

STTS #data4

<1>Instruction code	: 0 0 0 1 1 1 0 0 0 1
	: 0 0 0 0 0 0 $d_3 d_2 d_1 d_0$
<2> Cycle count	: 1
<3> Function	: if statuses match $\ \ F \leftarrow 1$
	else $F \leftarrow 0$

Compares the S₀, S₁, K_{1/0}, K₁, and TIMER statuses with the immediate data contents. If at least one of the statuses coincides with the bits that have been set, the status flag F is set (to 1). If none of them coincide, the status flag F is cleared (to 0).

SCAF (Set Carry If Acc = FH)

<1>Instruction code	: 1 1 0 1 0 1 0 0 1 1
<2>Cycle count	: 1
<3> Function	: if $A = 0FH$ $CY \leftarrow 1$
	else $CY \leftarrow 0$

Sets the carry flag CY (to 1) if the accumulator contents are FH.

The accumulator values after executing the SCAF instruction are as follows:

Accumula	ator Value	Carry Flag
Before execution	After execution	Carry Flag
×××0	0000	0 (clear)
××01	0001	0 (clear)
×011	0011	0 (clear)
0111	0111	0 (clear)
1111	1111	1 (set)

Remark ×: don't care

NOP

10. ASSEMBLER RESERVED WORDS

10.1 Mask Option Directives

When creating the μ PD6604 program, it is necessary to use a mask option directive in the assembler's source program to specify a mask option.

10.1.1 OPTION and ENDOP directives

From the OPTION directive on to the ENDOP directive are called the mask option definition block. The format of the mask option definition block is as follows:

Format:

 Symbol field
 Mnemonic field
 Operand field
 Comment field

 [Label:]
 OPTION
 [; Comment]

 :
 :
 :

 ENDOP
 ENDOP

10.1.2 Mask option definition directive

The directives that can be used in the mask option definition block are listed in Table 10-1. An example of the mask option definition is shown below.

Example:

Mnemonic field	Operand field	Comment field
OPTION		
USEPOC		; POC circuit incorporated
ENDOP		
	OPTION USEPOC	OPTION USEPOC

Table 10-1. List of Mask Option Definition Directives

Name	Mask Option Definition Directive	PRO	File
Name	Mask Option Definition Directive	Address value	Data value
POC	USEPOC	2044H	01
	(POC circuit incorporated)		
	NOUSEPOC		00
	(Without POC circuit)		

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = +25 $^{\circ}$ C)

Parameter	Symbol	Test Conditior	IS	Rating	Unit
Power supply voltage	Vdd			-0.3 to +5.0	V
Input voltage	Vi	KI/O, KI, S0, S1, RESET		-0.3 to Vpd + 0.3	V
Output voltage	Vo			-0.3 to VDD + 0.3	V
High-level output current	I _{OH} Note	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		One Ki/o pin	Peak value	-13.5	mA
			rms	-9	mA
		Total of LED and Kilo pins	Peak value	-18	mA
			rms	-12	mA
Low-level output current	_{OL} Note	REM	Peak value	7.5	mA
			rms	5	mA
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Note Work out the rms with: $[rms] = [Peak value] \times \sqrt{Duty}$.

Caution Product quality may suffer if the absolute rating is exceeded for any parameter, even momentarily. In other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. Care must therefore be taken to ensure that the these ratings are not exceeded during use of the product.

Recommended Power Supply Voltage Range ($T_A = -40$ to +85 °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vdd	fosc = 300 to 500 kHz	1.8	3.0	3.6	V
		fosc = 500 kHz to 1 MHz	2.2	3.0	3.6	V
		When using the POC circuit (mask option)	2.2	3.0	3.6	V
		$T_A = -20$ to +70 °C				
		fosc = 300 to 500 kHz				

Parameter	Symbol		Tes	t Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	VIH1	RESET			0.8 Vdd		Vdd	V
	VIH2	Kı/o			0.65 Vdd		Vdd	V
	Vінз	Kı, So, Sı			0.65 Vdd		Vdd	V
Low-level input voltage	VIL1	RESET			0		0.2 Vdd	V
	VIL2	Kı/o			0		0.3 Vdd	V
	VIL3	Kı, So, Sı			0		0.15 Vdd	V
High-level input	ILH1	Kı					3	μΑ
leakage current		VI = VDD, pull	-down	resistor not incorporated				
	Ilh2	S₀, S₁ Vı = Vɒɒ, pull	-down	resistor not incorporated			3	μΑ
Low-level input leakage	IUL1	Kı Vı =	0 V 0				-3	μA
current	IUL2	Ki/o Vi = (0 V 0				-3	μA
	IUL3	So, S1 VI =	0 V 0				-3	μA
High-level output voltage	Voh1	REM, LED, K	(1/0	Іон = -0.3 mA	0.8 Vdd			V
Low-level output voltage	Vol1	REM, LED		lo∟ = 0.3 mA			0.3	V
	Vol2	Kı/o		Ιοι = 15 μΑ			0.4	V
High-level output current	Іон1	REM		Vdd = 3.0 V, Voн = 1.0 V	-5	-9		mA
	Іон2	Kı/o		$V_{DD} = 3.0 \text{ V}, \text{ Voh} = 2.2 \text{ V}$	-2.5	-5		mA
Low-level output current	Iol1	Kı/o		$V_{DD} = 3.0 V, V_{OL} = 0.4 V$	30	70		μΑ
				$V_{DD} = 3.0 V, V_{OL} = 2.2 V$	100	220		μA
Built-in pull-up resistor	R1	RESET			25	50	100	kΩ
Built-in pull-down resistor	R ₂	RESET			2.5	5	15	kΩ
	Rз	Kı, So, Sı			75	150	300	kΩ
	R4	Kı/o			130	250	500	kΩ
Data hold power supply voltage	Vddor	In STOP mod	de		0.9		3.6	V
Supply current ^{Note}	IDD1	OPERATING	fosc :	= 1.0 MHz, Vdd = 3 V \pm 10 %		0.5	1.0	mA
		mode	fosc :	= 455 kHz, Vdd = 3 V \pm 10 %		0.35	0.7	mA
	IDD2	HALT mode	fosc :	= 1.0 MHz, Vdd = 3 V \pm 10 %		0.45	0.9	mA
			fosc :	= 455 kHz, Vdd = 3 V \pm 10 %		0.3	0.6	mA
	Іддз	STOP mode	Vdd =	= 3 V ± 10 %		1.0	8.0	μΑ
			Vdd =	= 3 V \pm 10 %, T _A = 25 °C		0.1	1.0	μA

DC Characteristics (TA = -40 to +85 $^{\circ}$ C, V_{DD} = 1.8 to 3.6 V)

Note The POC circuit current and the current flowing in the built-in pull-up resistor are not included.

AC Characteristics (T_A = -40 to +85 $^{\circ}$ C, V_{DD} = 1.8 to 3.6 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Command execution time	tcy	VDD = 2.2 to 3.6 V		7.9		27	μs
				15.9		27	μs
Kı, So, S1 high-level width	tн			10			μs
		When canceling standby mode	HALT mode	10			μs
			STOP mode	Note			μs
RESET low-level width	trsl			10			μs

Note 10 + 36/fosc + oscillation growth time

Remark tcy = 8/fosc (fosc: System clock oscillator frequency)

POC Circuit (mask option^{Note 1}) (T_A = -20 to +70 °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
POC-detected voltageNote 2	VPOC		0.9	1.6	2.2	V
POC circuit current	Ірос			0.9	1.0	μA

- Notes 1. Operates effectively under the conditions of $T_A = -20$ to +70 °C, $V_{DD} = 2.2$ to 3.6 V, and fosc = 300 to 500 kHz.
 - 2. Refers to the voltage with which the POC circuit cancels an internal reset. If VPOC < VDD, the internal reset is canceled.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.


System Clock Oscillation Circuit Characteristics ($T_A = -40$ to +85 °C, $V_{DD} = 1.8$ to 3.6 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Oscillator frequency	fosc		300	455	500	kHz
		VDD = 2.2 to 3.6 V	300	455	1000	kHz


Recommended Oscillation Circuit Constant (T_A = -40 to +85 °C, V_{DD} = 1.8 to 3.6 V) (Reference value)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Capacity of oscillation capacitor	С		22	27	33	pF
Oscillation resistance	R			56		kΩ


An external circuit example




12. CHARACTERISTIC CURVE (REFERENCE VALUES)




IDD VS TA Characteristic Example (C = 27 pF, VDD = 3.0 V)




Iон vs Voн Characteristic Example (REM) (T_A = 25 °C , V_{DD} = 3.0 V)






IoL VS VoL Characteristic Example (REM, LED) (T_A = 25 °C, V_{DD} = 3.0 V)



Iон vs Voн Characteristic Example (\overline{LED}) (TA = 25 °C , VDD = 3.0 V)




Low-level output current lor [μ A]

0

0.6

1.2




IoL vs VoL Characteristic Example (Ki/o) (T_A = 25 °C, V_{DD} = 3.0 V) 320 280 240 200 160 120 80 40


13. APPLIED CIRCUIT EXAMPLE

Example of Application to System

Remote-control transmitter (40 keys; mode selection switch accommodated)



· Remote-control transmitter (48 keys accommodated)




Remark When the POC circuit of the mask option is used effectively, it is not necessary to connect the capacitor enclosed in the dotted lines.

14. PACKAGE DRAWINGS

(1) µPD6604GS

20 PIN PLASTIC SOP (300 mil)





С

MM

DI⊕

detail of lead end





11016

E

└F

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES	
А	12.7±0.3	0.500±0.012	
В	0.78 MAX.	0.031 MAX.	
С	1.27 (T.P.)	0.050 (T.P.)	
D	$0.42^{+0.08}_{-0.07}$	0.017+0.003	
Е	0.1±0.1	0.004±0.004	
F	1.8 MAX.	0.071 MAX.	
G	1.55±0.05	0.061±0.002	
Н	7.7±0.3	0.303±0.012	
Ι	5.6±0.2	$0.220^{+0.009}_{-0.008}$	
J	1.1	0.043	
к	$0.22^{+0.08}_{-0.07}$	$0.009\substack{+0.003\\-0.004}$	
L	0.6±0.2	0.024+0.008	
М	0.12	0.005	
Ν	0.10	0.004	
Ρ	3°+7° -3°	3°+7° -3°	

P20GM-50-300B, C-5

Remark The dimensions and materials of the ES model are the same as those of mass production model.


<--B

Ν


- J


(2) μ PD6604GS-GJG

20 PIN PLASTIC SHRINK SOP (300 mil)



detail of lead end





– B

NOTE

Е

1. Controlling dimension — millimeter.

(⊕| м

D

2. Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

(M)

ITEM	MILLIMETERS	INCHES
А	6.7±0.3	$0.264^{+0.012}_{-0.013}$
В	0.575 MAX.	0.023 MAX.
С	0.65 (T.P.)	0.026 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	$0.013^{+0.003}_{-0.004}$
E	0.125±0.075	0.005±0.003
F	2.0 MAX.	0.079 MAX.
G	1.7±0.1	$0.067^{+0.004}_{-0.005}$
Н	8.1±0.3	0.319±0.012
I	6.1±0.2	0.240±0.008
J	1.0±0.2	$0.039^{+0.009}_{-0.008}$
к	$0.15_{-0.05}^{+0.10}$	$0.006^{+0.004}_{-0.002}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	0.12	0.005
Ν	0.10	0.004
Р	3°+7° -3°	3°+7° -3°
		P20GM-65-300B-3

Remark The dimensions and materials of the ES model are the same as those of mass production model.

15. RECOMMENDED SOLDERING CONDITIONS

Carry out the soldered packaging of this product under the following recommended conditions.

For details of the soldering conditions, refer to information material **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than the recommended conditions, please consult one of our NEC sales representatives.

Table 15-1. Soldering Conditions for Surface-Mount Type

 $\label{eq:posterior} \begin{array}{ll} \mu \mbox{PD6604GS-} \times \times \times & : \mbox{ 20-pin plastic SOP (300 mil)} \\ \mu \mbox{PD6604GS-} \times \times \times \mbox{-GJG : 20-pin plastic shrink SOP (300 mil)} \end{array}$

Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C; time: 30 secs. max. (210 °C or higher); count: no more than twice	IR35-00-2
VPS	Package peak temperature: 215 °C; time: 40 secs. max. (200 °C or higher); count: no more than twice	VP15-00-2
Wave soldering	Solder bath temperature: 260 °C max.; time: 10 secs. max.; count: once Preliminary heat temperature: 120 °C max. (Package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C or less; time: 3 secs or less (for each side of the device)	—

Caution Using more than one soldering method should be avoided (except in the case of partial heating).

★ APPENDIX A. DEVELOPMENT TOOLS

An emulator is provided for the μ PD6604.

Hardware

• Emulator (EB-6133^{Note})

It is used to emulate the μ PD6604.

Note This is a product of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (044-822-3813).

Software

• Assembler (AS6133)

• This is a development tool for remote control transmitter software.

Part Number List of AS6133

Host Machine	OS	Supply Medium	Part Number
PC-9800 series (CPU: 80386 or more)	MS-DOS [™] (Ver. 5.0 to Ver. 6.2)	3.5-inch 2HD	μS5A13AS6133
IBM PC/AT [™] compatible	MS-DOS (Ver. 6.0 to Ver. 6.22)	3.5-inch 2HC	μS7B13AS6133
	PC DOS [™] (Ver. 6.1 to Ver. 6.3)		

Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

APPENDIX B. FUNCTIONAL COMPARISON BETWEEN μPD6604 and other subseries


	Item	μPD6604	μPD6133	μPD6134	μPD6600A
ROM capacity		$1002\times10\mbox{ bits}$	512×10 bits	1002×10 bits	512×10 bits
RAM capa	acity	32 × 4 bits			32×5 bits
Stack		1 level (multiplexed with RF of RAM)		3 levels (multiplexed with RAM	
Key matrix	K	8 × 6 = 48 keys			8 × 4 = 32 keys
S ₀ (S-IN) input		Read by Po1 register (with function to release standby mode)			Read by left shift instruction
S1/LED (S	-OUT)	I/O (with function to release standby mode)			Output
Clock freq	uency	RC oscillation Ceramic oscillation		Ceramic oscillation	
		 fx = 300 kHz to 1 MHz fx = 300 to 500 kHz (with POC circuit) 			fx = 400 to 500 kHz
Timer	Clock	fx/8, fx/16			fx/8
	Count start				
Carrier Frequency		 fx, fx/8, fx/12 (timer clock: fx/8) fx/2, fx/16, fx/24 (timer clock: fx/16) No carrier 		fx/8, fx/12	
	Output start	Synchronized with timer			Not synchronized with timer
Instruction	execution time	8 µs (fx = 1 MHz)			16 μs (fx = 500 kHz)
Relative branch instruction		None			Provided
Left shift instruction		None			Provided
"MOV Rn, @R0" instruction		n = 1 to F			n = 0 to F
Standby mode (HALT instruction)		HALT mode for timer only. STOP mode for only releasing Ki (Ki/o high-level output or Ki/oo high-level output)		HALT/STOP mode set by P1 register value	
Relation between HALT instruction execution and status flag (F)		HALT instruction not executed when F = 1			HALT instruction executed regardless of status of F
Reset function by charging/ discharging capacitor		None		Provided	
POC circuit		Mask option Low level output to RESET pin on detection		Provided (low-voltag detection circuit) Low level output to S-OUT pin on detectio	
Mask option		POC circuit only (Circuits other than POC circuit are set by software.)		Pull-down resistor Variable duty Hang-up detection	
Supply voltage		 V_{DD} = 1.8 to 3.6 V V_{DD} = 2.2 to 3.6 V (with POC circuit) 		V _{DD} = 2.2 to 3.6 V	
Operating temperature		 T_A = -40 to +85 °C T_A = -20 to +70 °C (with POC circuit) 		T _A = -20 to +70 °C	
Package		 20-pin plastic SOP 20-pin plastic shrink SOP 	• 20-pin plastic SOP		20-pin plastic SOP 20-pin plastic shrin DIP
One-time PROM		μPD66P04B	μPD61P34B		μPD61P24

 \star

APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT (in the case of NEC transmission format in command one-shot transmission mode)


Caution When using the NEC transmission format, please apply for a custom code at NEC.

(1) REM output waveform (From <2> on, the output is made only when the key is kept pressed.)




Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.


(2) Enlarged waveform of <1>




(3) Enlarged waveform of <3>



(4) Enlarged waveform of <2>



(5) Carrier waveform (Enlarged waveform of each code's high period)



(6) Bit array of each code

	C ₀ C ₁ C ₂ C ₃ C ₄ C ₅ C ₆ C	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Do D1 D2 D3 D4 D5 D6 D7
Leader code	Custom code	Custom code'	Data code	► Data code

Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present.

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 **NEC Electronics Hong Kong Ltd.** Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of IBM Corp.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.