## 7-CHANNEL H-BRIDGE DRIVER WITH A MICRO STEP FUNCTION SUPPORTING PULSE INPUT

## DESCRIPTION

The $\mu$ PD168117 is a 7-channel H-bridge driver with a micro step function supporting pulse input that consists of a CMOS control circuit and a MOS output stage. It can reduce the current consumption and the voltage loss at the output stage compared with a conventional driver using bipolar transistors, thanks to employment of a MOS process. Moreover, at the $\mu$ PD168117, micro step control of 128 divisions can perform stepping motor drive by the pulse input, and motor can be driven by low noise and low vibration.
The package is a $56-$ pin WQFN that helps reduce the mounting area and height.
The $\mu$ PD168117 can be used to drive two stepping motors, or two DC motors and one coil.

## FEATURES

- Seven H-bridge circuits employing power MOS FET
- Low-voltage driving

VDD $=2.7$ to 3.6 V
$\mathrm{V}_{\mathrm{M}}=2.7$ to 5.5 V

- Output on-state resistance: $1.0 \Omega$ TYP., $1.5 \Omega$ MAX. (sum of top and bottom stage, ch1 to ch4, and ch7)
$1.5 \Omega$ TYP., $2.0 \Omega$ MAX. (sum of top and bottom stage, ch5 and ch6)
- PWM output (ch1 to ch6), linear output (ch7)
- Output current
<ch1 to ch6>
DC current: $0.4 \mathrm{~A} / \mathrm{ch}$ (when each channel is used independently)
Peak current: $0.7 \mathrm{~A} / \mathrm{ch}$ (when each channel is used independently)
<ch7>
DC current: $0.5 \mathrm{~A} / \mathrm{ch}$ (when used independently)
Peak current: $0.7 \mathrm{~A} / \mathrm{ch}$ (when used independently)
* • Input logic frequency: 150 kHz supported
- Under-voltage lockout circuit

Shuts down the internal circuit at $\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ TYP.

- Overheat protection circuit

Operates at $150^{\circ} \mathrm{C}$ or more and shuts down internal circuitry.

- 56-pin WQFN ( $\square 8 \mathrm{~mm}, 0.5 \mathrm{~mm}$ pitch)


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD168117K9-9B4-A ${ }^{\text {Note }}$ | 56-pin plastic WQFN $(8 \times 8)$ |

Note Pb-free (This product does not contain Pb in external electrode and other parts.)

The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

## 1. PIN CONFIGURATION

Package: 56-pin plastic WQFN (8x8)


## 2. PIN FUNCTIONS

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{CLK}_{2} / \mathrm{IN}_{3 \mathrm{~B}}$ | H-bridge 3, H -bridge 4 CLK input pin/ H -bridge 3 input pin B |
| 2 | $\mathrm{CW}_{2} / \mathrm{N}_{4 \mathrm{~A}}$ | H-bridge 3, H-bridge 4 driving direction input pin/H-bridge 4 input pin A |
| 3 | OUT ${ }_{68}$ | H-bridge 6 output pin $B$ |
| 4 | OUT ${ }_{6 A}$ | H-bridge 6 output pin A |
| 5 | PGND 56 | H-bridge 5, H-bridge 6 GND pin |
| 6 | OUT 5 A | H-bridge 5 output pin A |
| 7 | $\mathrm{V}_{\text {M56 }}$ | H-bridge 5, H-bridge 6 power supply pin |
| 8 | OUT ${ }_{5 B}$ | H-bridge 5 output pin B |
| 9 | $\mathrm{MODE}_{4 / \mathrm{I}} \mathrm{N}_{4 \mathrm{~B}}$ | Mode selection pin 4/H-bridge 4 input pin B |
| 10 | $\mathrm{MODE}_{3}$ | Mode selection pin 3 |
| 11 | MODE 2 | Mode selection pin 2 |
| 12 | MODE ${ }_{1}$ | Mode selection pin 1 |
| 13 | IN6B | H-bridge 6 input pin $B$ |
| 14 | IN6A | H-bridge 6 input pin A |
| 15 | $\mathrm{IN}_{5 B}$ | H-bridge 5 input pin $B$ |
| 16 | IN5A | H-bridge 5 input pin A |
| 17 | OUT $_{24}$ | H-bridge 2 output pin A |
| 18 | $\mathrm{V}_{\text {M12 }}$ | H-bridge 1, H-bridge 2 power supply pin |
| 19 | $\mathrm{OUT}_{2 \mathrm{~B}}$ | H-bridge 2 output pin B |
| 20 | PGND ${ }_{12}$ | H-bridge 1, H-bridge 2 GND pin |
| 21 | OUT ${ }_{1 /}$ | H-bridge 1 output pin A |
| 22 | $\mathrm{V}_{\text {M12 }}$ | H-bridge 1, H-bridge 2 power supply pin |
| 23 | OUT $_{18}$ | H-bridge 1 output pin B |
| 24 | FB1 | Current detection resistor connection pin 1 |
| 25 | FB2 | Current detection resistor connection pin 2 |
| 26 | $\mathrm{FB}_{3}$ | Current detection resistor connection pin 3 |
| 27 | $\mathrm{FB}_{4}$ | Current detection resistor connection pin 4 |
| 28 | FIL1 | Filter capacitor connection pin 1 |
| 29 | FIL2 | Filter capacitor connection pin 2 |
| 30 | FIL3 | Filter capacitor connection pin 3 |
| 31 | FIL4 | Filter capacitor connection pin 4 |
| 32 | OUT $_{4}$ | H-bridge 4 output pin A |
| 33 | $V_{\text {м34 }}$ | H-bridge 3, H -bridge 4 power supply pin |
| 34 | OUT $_{4 B}$ | H-bridge 4 output pin B |
| 35 | $\mathrm{PGND}_{34}$ | H-bridge 3, H-bridge 4 GND pin |
| 36 | OUT3A | H-bridge 3 output pin A |
| 37 | $\mathrm{V}_{\text {м }}$ 4 | H-bridge 3, H-bridge 4 power supply pin |
| 38 | $\mathrm{OUT}_{38}$ | H-bridge 3 output pin B |

(2/2)

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 39 | $V_{\text {Ref }}$ | ch7 reference voltage external input pin |
| 40 | SELV ${ }_{\text {ref7 }}$ | ch7 reference voltage setup selection pin |
| 41 | SEL7 | ch7 excitation mode selection pin |
| 42 | $\mathrm{IN}_{78}$ | H-bridge 7 input pin $B$ |
| 43 | $\mathrm{IN}_{7 \mathrm{~A}}$ | H -bridge 7 input pin A |
| 44 | FIL7 | Amplifier operation stabilizing filter connection pin |
| 45 | $\mathrm{R}_{7}$ | Amplifier operation stabilizing resistor connection pin |
| 46 | $\mathrm{FB}_{7}$ | Current detection resistor connection pin 7 |
| 47 | OUT ${ }_{\text {7A }}$ | H-bridge 7 output pin A |
| 48 | $\mathrm{V}_{\mathrm{M} 7}$ | H-bridge 7 power supply pin |
| 49 | $\mathrm{OUT}_{78}$ | H-bridge 7 output pin B |
| 50 | VDD | Logic block power supply pin |
| 51 | LGND | Logic block GND pin |
| 52 | COSC | Chopping frequency setting capacitor connection pin |
| 53 | $\mathrm{OE}_{1}$ | H-bridge 1, H-bridge 2 output enable pin |
| 54 | CLK ${ }_{1}$ | H-bridge 1, H-bridge 2 CLK input pin |
| 55 | CW ${ }_{1}$ | H-bridge 1, H -bridge 2 driving direction input pin |
| 56 | $\mathrm{OE}_{2} / \mathrm{IN}_{3 \mathrm{~A}}$ | H -bridge $3, \mathrm{H}$-bridge 4 output enable pin/ H -bridge 3 input pin A |

## 3. BLOCK DIAGRAM



## 4. STANDARD CONNECTION EXAMPLE



Cautions 1. Be sure to connect all of the pins which have more than one.
2. The constants shown in the above diagram are provided as examples only. Perform design based on thorough evaluation with the actual machine.

## 5. FUNCTION OPERATION TABLE

### 5.1 Power Save Function

This IC can be placed in the power-save mode by making MODE1, MODE2, MODE ${ }_{3}$, and MODE $_{4}$ high level.
This function allows holding of the excitation position when the stepping motor mode is selected and the operation to be started from where the excitation position is held when the power-save mode is cleared. In the power-save mode, the current consumption is reduced to $20 \mu \mathrm{~A}$ TYP. because the internal circuits other than UVLO are stopped.

The operation modes of ch1 to ch4 can be set by a combination of MODE 1 to MODE4. For the combination of the MODE pins, refer to Table 5-1. MODE Pin Truth Table.

Table 5-1. Mode Pin Truth Table

| MODE ${ }_{1}$ | $\mathrm{MODE}_{2}$ | $\mathrm{MODE}_{3}$ | $\begin{gathered} \mathrm{MODE}_{4} \\ \left(/ \mathrm{IN}_{4 \mathrm{~B}}\right) \end{gathered}$ | Operation Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ch1, ch2 | ch3, ch4 |
| L | L | L | IN $\mathrm{ABS}^{\text {input }}$ | 2-phase excitation | General-purpose driving (current limiting) |
| L | L | H |  | 1-2 phase excitation |  |
| L | H | L |  | Micro step |  |
| L | H | H | L | 2-phase excitation | 2-phase excitation |
| L | H | H | H | 1-2 phase excitation | 1-2 phase excitation |
| H | L | L | L | 2-phase excitation (current limiting) | 2-phase excitation (current limiting) |
| H | L | L | H | 1-2 phase excitation (current limiting) | 1-2 phase excitation (current limiting) |
| H | L | H | L | 2-phase excitation | Micro step |
| H | L | H | H | 1-2 phase excitation | Micro step |
| H | H | L | L | Micro step | 2-phase excitation |
| H | H | L | H | Micro step | 1-2 phase excitation |
| H | H | H | L | Micro step | Micro step |
| H | H | H | H | Power save mode |  |

Remark H: High level, L: Low level

## 5.2 ch1, ch2 (Dedicated to Stepping Motor)

$\star$

| $\mathrm{CLK}_{1}$ | $\mathrm{CW}_{1}$ | $\mathrm{OE}_{1}$ | Operation Mode |
| :---: | :---: | :---: | :--- |
| $\mathcal{\sim}$ | L | H | Pulse progress, CW mode |
| $\boldsymbol{Z}$ | L | H | Pulse progress, CW mode |
| $\mathcal{\tau}$ | H | H | Pulse progress, CCW mode |
| $\boldsymbol{Z}$ | H | H | Pulse progress, CCW mode |
| X | x | L | Output Hi-Z (The internal follows the above-mentioned <br> mode of operation) |

Remark x: High level or low level, Hi-Z: High impedance
5.3 ch3, ch4 (Selecting Stepping Motor, DC Motor and Coil Driving)
<Stepping motor drive mode>

| $\mathrm{CLK}_{2}$ | $\mathrm{CW}_{2}$ | $\mathrm{OE}_{2}$ | Operation Mode |
| :---: | :---: | :---: | :--- |
|  | L | H | Pulse progress, CW mode |
|  | L | H | Pulse progress, CW mode |
|  | H | H | Pulse progress, CCW mode |
|  | H | H | Pulse progress, CCW mode |
| x | x | L | Output Hi-Z (The internal follows the above-mentioned <br> mode of operation) |

<General-purpose drive mode>

| $\mathrm{IN}_{3 A} / \mathrm{N}_{4 \mathrm{~A}}$ | $\mathrm{IN}_{3 B} / \mathrm{IN}_{4 \mathrm{~B}}$ | OUT $_{3 A} / \mathrm{OUT}_{4 \mathrm{~A}}$ | OUT $_{3 B} /$ OUT $_{4 \mathrm{~B}}$ | Operation Mode |
| :---: | :---: | :---: | :---: | :--- |
| L | L | Z | Z | Stop |
| L | H | L | $\mathrm{H}^{\text {Note }}$ | Reverse |
| H | L | $\mathrm{H}^{\text {Note }}$ | L | Forward |
| H | H | H | H | Brake |

Note When the $\mu$ PD168117 is used for constant-current driving (when a sense resistor is connected to the FB pin ), chopping driving is performed.

Remark Z: Output high impedance
5.4 ch5, ch6

| $1 \mathrm{~N}_{5 A} / \mathrm{IN}_{6} \mathrm{~A}$ | $1 N_{58} /{ }_{\text {/ }}^{6 B}$ | OUT ${ }_{5 A} /$ OUT $_{6 A}$ | OUT ${ }_{58} / \mathrm{OUT}_{6 \mathrm{~B}}$ | Operation Mode |
| :---: | :---: | :---: | :---: | :---: |
| L | L | z | Z | Stop |
| L | H | L | H | Reverse |
| H | L | H | L | Forward |
| H | H | H | H | Brake |


5.5 ch7

| $\mathbb{I N}_{7 \mathrm{~A}}$ | $\mathrm{IN}_{7 \mathrm{~B}}$ | OUT $_{7 \mathrm{~A}}$ | OUT $_{7 \mathrm{~B}}$ | H-bridge Output State |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q1 | Q2 | Q3 | Q4 |
| L | L | Z | Z | OFF | OFF | OFF | OFF |
| L | H | L <br> (linear) | H | OFF | ON | ON <br> (linear) | OFF |
| H | L | H | L <br> (linear) | ON | OFF | OFF | ON |
| (linear) |  |  |  |  |  |  |  |



### 5.6 SEL7 Pin

The current that flows into ch7 can be changed by setting the SEL7 pin.

| $\mathrm{SEL}_{7}$ | Operation Mode |
| :---: | :--- |
| L | Weak excitation mode (Current 2/3 of the normal setting flows.) |
| H | Normal operation mode (Comparison operation with reference voltage) |

### 5.7 Reference Voltage Settings

The external setting mode, in which the reference voltage is input to Vrefy externally, and the internal setting mode, in which the internal reference voltage is used, can be switched using the SELVREF7 pin.

When using the external setting mode, the voltage which will become reference voltage must be applied to the Vreft pin.
The functions for the $S_{E L}$ pin will be enabled, regardless of the external/internal setting mode. The voltage (when external setting mode is set), and the 200 mV (when the internal setting mode is set) that are applied to the Vref7 pin are equivalent to normal operation mode (SEL7 = H).

| SELV $_{\text {REF7 }}$ | Operation Mode |
| :---: | :--- |
| L | External setting mode (Voltage must be applied to $\mathrm{V}_{\text {REF7 }}$ ) |
| H | Internal setting mode $(200 \mathrm{mV}$ setting $)$ |

## 6. COMMAND INPUT TIMING CHART

Figure 6-1. In The Micro Step Mode


Remark The motor excitation output is equivalent to the pulse output. The excitation position of the motor is changed by the rising edge timing of the pulse output (equals the rising or falling edges of CLK).

## 7. FUNCTIONAL DEPLOYMENT

### 7.1 Reset Function

This whole IC can be changed into a reset state by setting all of MODE 1 to MODE 4 to H , and all of $\mathrm{IN}_{5 \mathrm{~A}}, \mathrm{IN}_{5 B}, \mathrm{IN}_{64}$, $I^{2} N_{6 B}, I^{\prime} N_{7 A}$, and $I^{\prime} N_{7 B}$ to $L$. In the state of reset, an output will be in Hi-Z state, and since it stops operation of an internal circuit, it can make self-consumption current below $1 \mu \mathrm{~A}$.

Be sure to perform a reset operation.
In the reset operation, the internal circuitry is stopped whenever possible, so that the self current consumption can be reduced. When the external input signal is stopped, the current consumption can be lowered to $1 \mu \mathrm{~A}$ MAX. Immediately after release of reset, excitation is started from the position where the current of ch1 is $100 \%$ and the current of ch2 is $0 \%$, in the micro step drive mode and 1-2 phase excitation drive mode. In the 2-phase excitation drive mode, excitation is started from the position where the currents of ch1 and ch2 are $100 \%$.

### 7.2 2-phase Excitation Drive Mode and 1-2 Phase Excitation Drive Mode

In the 2-phase excitation drive mode, current of $\pm 100 \%$ is allowed to flow into ch1 and ch2 simultaneously. In the 12 phase excitation drive mode, the motor can be driven at a higher torque by allowing a current to flow so that the synthesized torque of ch1 and ch2 is the same as the torque at phase 1 position. The 2-phase excitation, 1-2 phase excitation, and micro step driving modes are selected by the $\mathrm{MODE}_{1}$ to $\mathrm{MODE}_{4}$ pins.

Note that $\mathbf{1 0 0 \%}$ (= saturation drive mode) and a mode in which the current set by the sense resistor is used can be selected by the MODE pin. Current control is performed by chopping drive.

### 7.3 Micro Step Drive Mode of Stepping Motor

The current flowing into the H -bridge is constant by using a vector value so that one period can be stopped in $1 / 128$ steps. This function is provided to realize high-accuracy positioning control of a stepping motor.

To realize this micro step driving, the following functions are internally realized by the driver.

- Detection of current flowing into each channel by sense resistor as voltage value
- Synthesizing half the dummy sine waveform generated by the internal D/A with PWM oscillation waveform for chopping operation
- Driver stage performing PWM drive based on result of comparing detected voltage and synthesized waveform

Because the internal dummy sine wave consists of 128 steps per period, it can be used to drive a stepping motor using 128 divisions. The micro step drive mode, 2-phase excitation drive mode, and 1-2 phase excitation drive mode can be selected by using external pins.

Figure 7-1. Concept of Micro Step Drive Operation


### 7.4 Input Signals (CLK, OE and CW pins, stepping motor control methods)

The motor is driven by the pulses input to the $\mathrm{CLK}_{1}\left(\mathrm{CLK}_{2}\right)$ pin. The pulses advance by one at the rising and falling edges of the CLK ${ }_{1}\left(\right.$ CLK $\left._{2}\right)$ signal.

When the CLK ${ }_{1}$ (CLK ${ }_{2}$ ) pin is fixed to low levels, the internal excitation positions do not progress, regardless of the input status of the $\mathrm{OE}_{1}\left(\mathrm{OE}_{2}\right)$ pin.
Since 1 electrical angle cycle is divided by 128 , it equals 1 electrical angle cycle because of the 64 -clock input.
Since both edges are used for control, the pulse intervals that are output rely on the pulse duty which is input. It is suggested that pulses with a duty of $50 \%$ should be input.

The rotational direction of the motor is set by $\mathrm{CW}_{1}\left(\mathrm{CW}_{2}\right)$.
In CW mode, the current for ch2 (ch4) is output delayed by a $90^{\circ}$ phase in relation to the current for ch1 (ch3).
In CCW mode, the current for ch2 (ch4) is output advanced by a $90^{\circ}$ phase in relation to the current for ch1 (ch3).

### 7.5 Output Enable (OE) Pin

The $\mathrm{OE}_{1}\left(\mathrm{OE}_{2}\right)$ pin can be used to forcibly stop pulse output of ch1 and ch2 (or ch3 and ch4).
When $\mathrm{OE}_{1}\left(\mathrm{OE}_{2}\right)=\mathrm{L}$, the output is forcibly made to go into Hi-Z. Moreover, since an internal excitation position can make it go on also at $\mathrm{OE}_{1}\left(\mathrm{OE}_{2}\right)$ pin $=\mathrm{L}$, an internal excitation position advances in inputting a pulse into $\mathrm{CLK}_{1}\left(\mathrm{CLK}_{2}\right)$ pin.

The internal information will be held if $\mathrm{OE}_{1}\left(\mathrm{OE}_{2}\right)=\mathrm{L}$ and $\mathrm{CLK}_{1}\left(\mathrm{CLK}_{2}\right)$ pin are fixed to low level. Motor position information is memorized unless it is reset. In performing stepping motor control, be sure to give as $\mathrm{OE}_{1}\left(\mathrm{OE}_{2}\right)=\mathrm{H}$.

### 7.6 Current Detection Resistor Connection (FB) Pin

## (1) ch1 to ch4

The current detection resistor is connected when current driving is necessary. It is used for micro step driving and solenoid driving. The peak value (at $100 \%$ current of ch1 (ch3) or ch2 (ch4)) of output current is decided by the resistance $\mathrm{R}_{\mathrm{Fb}}$ linked to $\mathrm{FB}_{1}\left(\mathrm{FB}_{3}\right)$ and $\mathrm{FB}_{2}$ ( $\mathrm{FB}_{4}$ ). This IC contains the reference power supply $\mathrm{V}_{\text {REF }}$ for current value comparison ( 500 mV TYP.) in the internal, and performs the drive which makes the current value acquired from RfB and Vref an output current peak value.

The current that flows into the output is $\{500 \mathrm{mV}$ (reference voltage) /FB pin resistance $\times 1050\}$.
Peak output current: $\operatorname{Imax}(\mathrm{A}) \cong \mathrm{V}_{\text {ReF }}(\mathrm{V}) \div \operatorname{RfB}(\Omega) \times 1050$

$$
\text { Example) } \quad \begin{aligned}
& \text { Where FB }=4.7 \mathrm{k} \Omega \\
& \text { Output current }=500(\mathrm{mV}) / 4.7(\mathrm{k} \Omega) \times 1050 \\
& \cong 111.7(\mathrm{~mA})
\end{aligned}
$$

This means constant current driving of about 111.7 mA .

When current driving is not performed, connect the FB pin to GND.

## (2) ch7

Connect the current detection circuit between the source of the driver low side and GND. Because the circuit is configured to detect current directly, connect a detection resistor of low resistance (1 $\Omega$ maximum).

The current that flows into the output is $\{200 \mathrm{mV}$ (reference voltage) /FB7 pin resistance $\}$ (when SEL7 $=\mathrm{H}$ ).
Output current: $\operatorname{Imax}(A) \cong \operatorname{VREF}^{\ln }(\mathrm{V}) \div \operatorname{RFB}(\Omega)$

Example) $\quad$ Where $\mathrm{FB}_{7}=0.5 \Omega$
Output current $=200(\mathrm{mV}) / 0.5(\Omega)$ $=400(\mathrm{~mA})$

This means constant current driving of 400 mA .

Because only ch7 employs the linear drive mode and directly detects the output current, the current accuracy is determined only by the external resistor and the offset of the current control amplifier.

The above example shows (SELVREF7 $=H$ ) using the internal reference voltage. When applying reference voltage externally, set SELVREF7 to $L$, then apply voltage to the Vreft pin. The output current can be calculated by transposing 200 mV in the computational expression.

### 7.7 Selecting 2-phase Excitation/Micro Step Drive Mode

The 2-phase excitation, 1-2 phase excitation, or micro step drive mode can be selected by using the MODE 1 to $\mathrm{MODE}_{4}$ pins. Refer to Table 5-1. Mode Pin Truth Table for details.
Immediately after release of reset, the IC is initialized. In the 1-2 phase excitation and micro step drive mode, excitation is started from the position where the output current of ch1 (ch3) is $100 \%$ and output current of ch2 (ch4) is $0 \%$. In the 2-phase excitation drive mode, excitation is started from the position where the currents of both ch1 (ch3) and ch2 (ch4) are $+100 \%$.
When the mode is changed from the micro step driving to the 2-phase excitation (or 1-2 phase excitation), the position of micro step is held until CLK is input.

When the rotation direction does not change, pulse output is started by the first CLK input, the position is skipped to the 2-phase position of the next quadrant (or to the closest 1-2 phase position at the rotation direction destination), and driving is started.
When the rotation direction changes, it is skipped to 2-phase position of the next quadrant, or 1-2-phase position to the direction which changed, and a drive is started.

Figure 7-2. Concept of Change Operation, Micro Step Driving $\leftrightarrow$ 2-phase Excitation (1-2 Phase Excitation)


### 7.8 Under-voltage Lockout (UVLO) Circuit

This function is to forcibly stop the operation of the IC to prevent malfunctioning if Vod drops. When UVLO operates, the IC is in the reset status. If VDD drops abruptly in the order of several $\mu \mathrm{s}$, this function may not operate.

### 7.9 Overheat Protection (TSD) Circuit

This function is to forcibly stop the operation of the IC to protect it from destruction due to overheating if the chip temperature of the IC rises.
The overheat protection circuit operates when the chip temperature rises to $150^{\circ} \mathrm{C}$ or more. When overheat is detected, all the circuits are stopped. When reset state or when UVLO is detected, the overheat protection circuit does not operate.

### 7.10 Power Up Sequence

This IC has a circuit that prevents current from flowing into the $\mathrm{V}_{\mathrm{m}}$ pin when $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$. Therefore, the current that flows into the $\mathrm{Vm}_{\mathrm{m}}$ pin is cut off $1 \mu \mathrm{~A} M A X$. when $\mathrm{V}_{\mathrm{dd}}=0 \mathrm{~V}$.

## 8. NOTE ON CORRECT USE

### 8.1 Transmitting Data

Data input at reset state is ignored.

### 8.2 Pin Processing of Unused Circuit

The input/output pins of an unused circuit must be processed as specified below.
A $\mathrm{V}_{\mathrm{M}}$ power supply pin is provided for each output circuit. The current consumption of the internal circuit can be reduced by dropping the $\mathrm{V}_{\mathrm{m}}$ power of the unused circuit to GND. However, if there are multiple power supply pins, be sure to connect all of them to the same potential.
<ch1, ch2>
Lower OE ${ }_{1}$, CLK ${ }_{1}$, and $\mathrm{CW}_{1}$.
Open FIL1, FIL2, OUT ${ }_{1 \text { A }}$, OUT $_{18}$, OUT ${ }_{2 \text { A }}$, and OUT ${ }_{2 B}$.
Connect $\mathrm{FB}_{1}$ and $\mathrm{FB}_{2}$ to GND.
<ch3, ch4>
Set the general-purpose drive mode.
Lower $\mathrm{OE}_{2} / \mathrm{IN}_{3 \mathrm{~A}}, \mathrm{CLK}_{2} / \mathrm{IN}_{3 \mathrm{~B}}, \mathrm{CW} / \mathrm{CW}_{2} / \mathrm{N}_{4 \mathrm{~A}}$.
Higher MODE4/IN4B.
Open FIL3, FIL4, OUT ${ }_{3 \text { A }}$, OUT $_{3 \mathrm{~B}}$, OUT $_{4 \mathrm{~A}}$, and OUT4 ${ }_{4}$.
Connect $\mathrm{FB}_{3}$ and $\mathrm{FB}_{4}$ to GND.
<ch5, ch6>
Lower $\mathrm{IN}_{5 \mathrm{~A}}$ ( $\mathrm{IN}_{6 \mathrm{~A}}$ ) and $\mathrm{IN}_{5 B}\left(\mathrm{IN}_{6 B}\right)$.
Open OUT5A (OUT6A) and OUT5B (OUT6B) .
<ch7>
Lower SEL7, SELVRef7, IN7A, and IN7b.
Open OUT7A and OUT ${ }_{78}$.
Connect Vrefy, FIL7, FB7, and R7 to GND.

### 8.3 Input Pin Processing

The signal input pins for this IC are not equipped with on-chip pull down/pull up resistors. When the Vdd power is on, the logic for all of the input pins must be set to either H or L .

## 9. STEPPING MOTOR DRIVING WAVEFORM

Figure 9-1. 2-phase Excitation Output Mode
Figure 9-2. 1-2 Phase Excitation Output Mode





Remark Solid line: Output duty 100\% drive, Dotted line: Current control drive (The current is in accordance with the current setting.)

Figure 9-3. Micro Step Drive Mode


Remark The horizontal axis of the above charts indicates the number of steps. The above charts show an example in the CW (forward) mode.
The current flowing into phases $A$ and $B$ is positive in the direction from OUT pin $A$ to OUT pin $B$, and negative in the direction from OUT pin $B$ to OUT pin $A$. Because the micro step drive mode is in actuality 128 steps, it equals 1 electrical angle cycle.

## 10. ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$, glass epoxy board of $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$ with copper foil area

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD | Control block | -0.5 to +6.0 | V |
|  | $\mathrm{V}_{\mathrm{M}}$ | Motor block | -0.5 to +6.0 | V |
| Input voltage | VIN |  | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Output pin voltage | Vout | Motor block | 6.2 | V |
| DC output current (ch1 to 6ch) | $\mathrm{ld}(\mathrm{DC})$ | DC (during output independent operation) | $\pm 0.4$ | A/ch |
| DC output current (ch7) | $\mathrm{ld}(\mathrm{DC})$ | DC (during output independent operation) | $\pm 0.5$ | A/ch |
| Instantaneous output current | ID (pulse) | PW $<10$ ms, Duty Cycle $\leq 20 \%$ <br> (during output independent operation) | $\pm 0.7$ | A/ch |
| Power consumption | $\mathrm{P}_{\text {T }}$ |  | 1.0 | W |
| Peak junction temperature | Tch(MAX) |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Remark The overheat protection circuit operates at $T_{c h}>150^{\circ} \mathrm{C}$. When overheat is detected, all the circuits are stopped. The overheat protection circuit does not operate at reset or on detection of ULVO.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, glass epoxy board of $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$ with copper foil area of $15 \%$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | $V_{D D}$ | Control block | 2.7 |  | 3.6 | V |
|  | Vm | Motor block | 2.7 |  | 5.5 | V |
| Input voltage | Vin |  | 0 |  | VDD | V |
| DC output current (ch1 to 6ch) | $\mathrm{ld}(\mathrm{DC})$ | DC (during output independent operation) | -0.3 |  | +0.3 | A/ch |
| DC output current (ch7) | $\mathrm{lo}(\mathrm{DC})$ | DC (during output independent operation) | -0.4 |  | +0.4 | A/ch |
| Instantaneous output current | ID(pulse) | PW $<10$ ms, Duty Cycle $\leq 20 \%$ (during output independent operation) | -0.6 |  | +0.6 | A/ch |
| Capacitor capacitance |  | COSC (during 300 kHz TYP. oscillation) |  | 100 |  | pF |
| ch7 reference voltage input range | VREF7 |  | 0.1 |  | 0.7 | V |
| Logic input frequency | fin |  |  |  | 150 | kHz |
| Operating temperature range | TA |  | -10 |  | 75 | ${ }^{\circ} \mathrm{C}$ |

Figure 10-1. AC timing waveform


Electrical Characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}, \mathrm{~V}=3.0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD pin current in standby mode | IDD (STB) | During reset |  |  | 1.0 | $\mu \mathrm{A}$ |
| VDD pin current in during operation | $\operatorname{ldD}(\mathrm{ACT})$ | During non-reset |  |  | 5.0 | mA |
| High-level input current | $\mathrm{IIH}^{\text {H}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {DD }}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| Low-level input current | IIL | V IN $=0 \mathrm{~V}$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| High-level input voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times \mathrm{VDD}$ |  |  | V |
| Low-level input voltage | VIL |  |  |  | $0.3 \times \mathrm{VDD}$ | V |
| COSC oscillation frequency | fosc | COSC $=150 \mathrm{pF}$ |  | 100 |  | kHz |
| H -bridge on-state resistance | Ron | $\mathrm{Im}=0.3 \mathrm{~A}$, sum of upper and lower stages (ch1 to ch4, and ch7) |  | 1.0 | 1.5 | $\Omega$ |
|  | Ron56 | $\mathrm{I}_{\mathrm{m}}=0.3 \mathrm{~A}$, sum of upper and lower stages (ch5 and ch6) |  | 1.5 | 2.0 | $\Omega$ |
| Output leakage current ${ }^{\text {Note1 }}$ | Im(off) | Per Vm pin, All control pin: low level |  |  | 1.0 | $\mu \mathrm{A}$ |
| Low-voltage detection voltage | Vods |  |  | 1.7 | 2.5 | V |
| Internal reference voltage ${ }^{\text {Note2 }}$ | $V_{\text {Ref }}$ | ch1 to ch4 | 450 | 500 | 550 | mV |
|  | Vref7 | ch7, during SELV ${ }_{\text {ref7 }}=\mathrm{H}$ | 180 | 200 | 220 | mV |
| Current detection ratio ${ }^{\text {Note2 }}$ |  | $\mathrm{Im}=0.1 \mathrm{~A}$, with sense resistor of $5 \mathrm{k} \Omega$, ch1 to ch4 | 950 | 1050 | 1150 |  |
| Output turn-on time | ton | $\mathrm{RL}=20 \Omega$, ch1 to ch6 | 0.02 | 0.35 | 1.0 | $\mu \mathrm{s}$ |
| Output turn-off time | toff |  | 0.02 | 0.35 | 1.0 | $\mu \mathrm{S}$ |

Notes 1. This IC has a circuit that prevents current from flowing into the $\mathrm{V}_{\mathrm{M}}$ pin when $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$.
2. The accuracy of the output current for ch 1 to ch 4 depends upon the motor that is actually used, but the current fluctuations of the IC are determined by reference voltage and current detection ratios. Assume that the total of the reference voltage $V_{R E F}$ and current sense circuit errors are equal to $\pm 10 \%$.

## 11. PACKAGE DRAWING

## 56-PIN PLASTIC WQFN (8x8)



## 12. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD168117 should be soldered and mounted under the following recommended conditions.
For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

## Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

## Type of Surface Mount Device

| Process | Conditions | Symbol |
| :---: | :---: | :---: |
| Infrared reflow | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 60 seconds MAX. (at $220^{\circ} \mathrm{C}$ or higher), Count: Three times or less, Exposure limit: 3 days ${ }^{\text {Note2 }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 hours) , Flux: Rosin flux with low chlorine ( $0.2 \mathrm{Wt} \%$ or below) recommended. <Precaution> <br> Products other than in heat-resistant trays (such as those packaged in a magazine, taping, or non-thermal-resistant tray) cannot be baked in their package. | IR60-103-3 |

$\star$ Notes 1. Pb-free (This product does not contain Pb in external electrode and other parts.)
2. After opening the dry pack, store it a $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

## NOTES FOR CMOS DEVICES

## (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and $\mathrm{V}_{\mathrm{IH}}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

## (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to Vod or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## (3) PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

## (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

## (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

## (6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

## Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)
Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of December, 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

