# A5832

# **BiMOS II 32-Bit Serial Input Latched Drivers**

Date of status change: May 2, 2005 Deadline for receipt of LAST TIME BUY orders: October 28, 2005
Deadline for receipt of LAST TIME BUY orders: October 28, 2005
<b>Recommended Substitutions:</b>
For new customers or new applications, refer to the <u>A6832</u> .

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.





UCN5832A LOGIC SUPPLY 1 40 CLOCK V<sub>DD</sub> SERIAL 2 39 SERIAL DATA OUT GROUND 3 38 OUTPUT ENABLE STROBE 4 -->> -36 OUT31 OUT<sub>1</sub> 5 - 35 OUT 30 OUT<sub>2</sub> 6 34 OUT 29 оит<sub>3</sub> [7 -D>-OUT4 8 33 OUT<sub>28</sub> −D>> 32 OUT<sub>27</sub> OUT<sub>5</sub> 9 LATCHES REGISTER REGISTER -1>> 31 OUT<sub>26</sub> OUT<sub>6</sub> 10 OUT7 11 - 29 OUT<sub>24</sub> OUT 8 12 OUT<sub>9</sub> 12 27 OUT<sub>22</sub> OUT<sub>10</sub> 14 - 26 OUT<sub>21</sub> OUT 11 1 - 25 OUT<sub>20</sub> OUT<sub>12</sub> 16 - 24 OUT<sub>19</sub> OUT 12 17 23 OUT 18 OUT 14 18  $\triangleright$ OUT 15 19 22 OUT<sub>17</sub> OUT 16 2 21 INTERNAL CONNECTION Dwg. No. A-12,377A **ABSOLUTE MAXIMUM RATINGS** at +25°C Free-Air Temperature Output Voltage, VOUT ..... 40 V Logic Supply Voltage, V<sub>DD</sub> ..... 15 V Input Voltage Range, V<sub>IN</sub> .....-0.3 V to V<sub>DD</sub> + 0.3 V Continuous Output Current, I<sub>OUT</sub> ..... 150 mA Package Power Dissipation, P<sub>D</sub> ..... See Graph Operating Temperature Range, T<sub>A</sub> ..... -20°C to +85°C Storage Temperature Range, 

*Caution: CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.* 

Intended originally to drive thermal printheads, the UCN5832A and UCN5832EP have been optimized for low output-saturation voltage, high-speed operation, and pin configurations most convenient for the tight space requirements of high-resolution printheads. These integrated circuits can also be used to drive multiplexed LED displays or incandescent lamps at up to 150 mA peak current. The combination of bipolar and MOS technologies gives BiMOS II arrays an interface flexibility beyond the reach of standard buffers and power driver circuits.

The devices each have 32 bipolar NPN open-collector saturated drivers, a CMOS data latch for each of the drivers, two 16-bit CMOS shift registers, and CMOS control circuitry. The high-speed CMOS shift registers and latches allow operation with most microprocessor based systems. Use of these drivers with TTL may require input pull-up resistors to ensure an input logic high. MOS serial data outputs permit cascading for interface applications requiring additional drive lines.

The UCN5832A is supplied in a 40-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. Under normal operating conditions, this device will allow all outputs to sustain 100 mA continuously without derating. The UCN5832EP is supplied in a 44-lead plastic leaded chip carrier for minimum area, surface-mount applications. Both devices are also available for operation from -40°C to +85°C. To order, change the prefix from 'UCN' to 'UCQ'.

Similar 32-bit serial-input latched source drivers are available as the UCN5818AF/EPF. Other high-voltage, high-current 8-bit devices are available as the UCN5821A, UCN5841A/LW, and UCN5842A.


#### FEATURES


- To 3.3 MHz Data Input Rate
- Low-Power CMOS Logic and Latches
- 40 V Current Sink Outputs
- Low Saturation Voltage
- Automotive Capable

Always order by complete part number:


Part Number	Package
UCN5832A	40-Pin DIP
UCN5832EP	44-Lead PLCC







UCN5832EP






115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1984, 1998, Allegro MicroSystems, Inc.

### ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V (unless otherwise noted).


				Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units	
Output Leakage Current	I <sub>CEX</sub>	$V_{OUT} = 40 \text{ V}, \text{ T}_{A} = 70^{\circ}\text{C}$	—	10	μA	
Collector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 50 mA	—	275	mV	
Saturation Voltage		l <sub>OUT</sub> = 100 mA, "A" package	150	550	mV	
		l <sub>OUT</sub> = 100 mA, "EP" package	_	550	mV	
Input Voltage	V <sub>IN(1)</sub>		3.5	5.3	V	
	V <sub>IN(0)</sub>		-0.3	+0.8	V	
Input Current	I <sub>IN(1)</sub>	V <sub>IN</sub> = 3.5 V	_	1.0	μA	
	I <sub>IN(0)</sub>	V <sub>IN</sub> = 0.8 V	_	-1.0	μA	
Input Impedance	Z <sub>IN</sub>	V <sub>IN</sub> = 3.5 V	3.5	_	MΩ	
Serial Data Output Resistance	R <sub>out</sub>		_	20	kΩ	
Supply Current	I <sub>DD</sub>	One output ON, I <sub>OUT</sub> = 100 mA	_	5.0	mA	
		All outputs OFF	_	50	μΑ	
Output Rise Time	t <sub>r</sub>	l <sub>OUT</sub> = 100 mA, 10% to 90%	_	1.0	μs	
Output Fall Time	t <sub>f</sub>	l <sub>OUT</sub> = 100 mA, 90% to 10%	_	1.0	μs	

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.


#### **TYPICAL INPUT CIRCUIT**



#### **TYPICAL OUTPUT DRIVER**



Dwg. No. A-12,380A



Dwg. No. A-12,276A

#### TIMING CONDITIONS

 $(V_{DD} = 5.0 \text{ V}, \text{ Logic Levels are } V_{DD} \text{ and Ground})$ 

Α.	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse (Data Hold Time)	
C.	Minimum Data Pulse Width	150 ns
D.	Minimum Clock Pulse Width	150 ns
Е.	Minimum Time Between Clock Activation and Strobe	300 ns
F.	Minimum Strobe Pulse Width	100 ns
G.	Typical Time Between Strobe Activation and Output Transition	500 ns

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be low during serial data entry.

When the OUTPUT ENABLE input is low, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input high, the outputs are controlled by the state of the latches.

Serial		s	hift	Regi	ister	Cont	ents	Serial			Lat	ch C	Cont	ents		Output		0	utpu	ut C	onter	nts
Data Input	Clock Input		I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Data Output	Strobe Input	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Enable Input	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>
Н	Г	н	$R_1$	$R_2$		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>														
L	Г	L	$R_1$	$R_2$		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>														
Х	1	$R_1$	$R_2$	$R_3$		R <sub>N-1</sub>	$R_N$	R <sub>N</sub>														
		Х	Х	Х		Х	Х	Х	L	R <sub>1</sub>	$R_2$	$R_3$		R <sub>N-1</sub>	$R_N$							
		P <sub>1</sub>	$P_2$	$P_3$		P <sub>N-1</sub>	$P_{N}$	P <sub>N</sub>	Н	P <sub>1</sub>	$P_2$	$P_3$		P <sub>N-1</sub>	$P_{N}$	Н	P <sub>1</sub>	$P_2$	$P_3$		P <sub>N-1</sub>	$P_{N}$
										Х	Х	Х		Х	Х	L	Н	Н	Н		Н	Н


#### **TRUTH TABLE**

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State




#### **UCN5832A**

**Dimensions in Inches** (controlling dimensions)




**Dimensions in Millimeters** (for reference only)



2. Lead spacing tolerance is non-cumulative.

3. Exact body and lead configuration at vendor's option within limits shown.



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

## BiMOS II (Series 5800) & DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

Function	Output F	Part Number †							
SERIAL-INPUT LATCHED DRIVERS									
8-Bit (saturated drivers)	-120 mA	50 V‡	5895						
8-Bit	350 mA	50 V	5821						
8-Bit	350 mA	80 V	5822						
8-Bit	350 mA	50 V‡	5841						
8-Bit	350 mA	80 V‡	5842						
9-Bit	1.6 A	50 V	5829						
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10						
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811						
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812						
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818						
32-Bit	100 mA	5833							
32-Bit (saturated drivers)	100 mA	40 V	5832						
PARALI	EL-INPUT LATCHED D	RIVERS							
4-Bit	350 mA	50 V‡	5800						
8-Bit	-25 mA	60 V	5815						
8-Bit	350 mA	50 V‡	5801						
SPEC	CIAL-PURPOSE FUNCT	IONS							
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804						
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817						

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000