### 1100 MHz Twin PLL

### **Description**

The IC U2782B is a low power twin PLL manufactured with TEMIC's advanced UHF process. The maximum operating frequency is 1100 MHz for both PLLs. It features a wide supply voltage range from 2.7 to 5.5 V. Prescaler 64/65 and power down function for both PLL's is integrated. Applications are CT1, IS54, JDC etc.

### **Features**

- Very low current consumption (typical 3 V/11 mA)
- Supply voltage range 2.7 to 5.5 V
- Maximum input frequency: 1100 for both PLLs
- 2 pins for separate power down functions
- Output for PLL lock status
- Prescaler 64/65 for both inputs
- SSO20 package

**Block Diagram** 

 ESD protected according to MIL-STD 833 method 3015 cl.2 Electrostatic sensitive device. Observe precautions for handling.



#### **Benefits**

- Low current consumption leads to extended talk time
- Twin PLL saves costs and space
- One foot print for all TEMIC twin PLL's saves designin time




Figure 1.

17 bit latch 2

17 bit main divider 2

Phase

Charge

pump 2

64 / 65 Prescaler 2

18

94 8916


RFi2



## **Ordering Information**

Extended Type Number	Package	Remarks			
U2782B-AFS	SSO20	Rail, MOQ 830 PCS			
U2782B-AFSG3	SSO20	Tape and Reel, MOQ 4000 pcs			

## **Pin Description**



Pin	Symbol	Function
1	5I/Port 0	5I – Control input / o.c.output
2	V <sub>S</sub> digital	Power supply digital section
3	CP 1	Charge pump output of synthesizer 1
4	V <sub>S</sub> analog	Power supply analog section
5	RFi 1	RF divider input synthesizer
6	$GND_D$	Ground for digital section
7	OSCi	Reference oscillator input
8	OSCo	Reference oscillator output
9	HPD 1/	Hardware power down input of
	Port 1	synthesizer 1 / o.c.output
10	Lock/	Lock output / o.c.output /
	Port 2	testmode output
11	Clock	3-wire-bus: serial clock input
12	Data	3-wire-bus: serial data input
13	Enable	3-wire-bus: serial enable input
14	HPD 2/	Hardware power down input of
	Port 4	synthesizer 2 / o.c.output
15	$GND_A$	Ground for analog section
16	RFi 2	RF divider input synthesizer 2
17	$V_{Scp}$	Charge pump supply voltage
18	CP 2	Charge pump output of synthesizer 2
19	Iset	Reference pin for charge pump currents
20	Port 3	o.c.output

# **Absolute Maximum Ratings**

	Parameters	Symbol	Value	Unit
Supply voltage	Pins 2, 4 and 17	$V_{S}, V_{Scp}$	6	V
Input voltage	Pins 1, 3, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18 and 20	V <sub>i</sub>	$0$ to $V_S$	V
Junction temperatur	re	T <sub>i</sub>	125	°C
Storage temperature	erange	$T_{\rm stg}$	-40  to  + 125	°C

## **Operating Range**

	Parameters	Symbol	Value	Unit
Supply voltage	Pins 2, 4 and 17	$V_{S}, V_{Scp}$	2.7 to 5.5	V
Ambient temperature	e range	T <sub>amb</sub>	-40  to  +85	°C



### **Thermal Resistance**

	Parameters	Symbol	Value	Unit
Junction ambient	SSO20	R <sub>thia</sub>	140	K/W

### **Electrical Characteristics**

 $T_{amb}$  = 25 °C,  $V_{S}$  = 2.7 to 5.5 V,  $V_{Scp}$  = 5 V, unless otherwise specified

~~F	_				
Test conditions	Symbol	Min.	Typ.	Max.	Unit
$V_S = 3V$ , $SPD1 = SPD2 = 0$	$I_S$	0.5	0.8	1.1	mA
$V_S = 3V$ , $SPD1 = SPD2 = 1$	$I_S$	7	11	13	mA
V <sub>CP</sub> = 5 V, PLL in lock condition	I <sub>CP</sub>	0	1	10	μА
				•	
$f_{RFi1} = 200 - 1100 \text{ MHz}$	V <sub>RFi1</sub>	20		200	mV <sub>RMS</sub>
	S <sub>PSC</sub>		64/65	•	
	$S_{\mathbf{M}}$	5		2047	
	$S_S$	0		63	
	$S_{R}$	5		4096	
•					
		10		200	Ω
AC coupled sinewave RF/2 = 0 RF/2 = 1	OSCi	1 1		20 40	MHz
AC coupled sinewave 2)	OSCi		100		mV <sub>RMS</sub>
Data, Enable, HPD1, HPD2,	5I)	•	•	•	•
	V <sub>iH</sub>	1.5			V
	$V_{iL}$	0		0.4	V
	$I_{iH}$	-5		5	μΑ
	$I_{iL}$	-5		5	μΑ
), 1, 2, 3, 4, Lock)				•	
$V_{OH} = 5.5 \text{ V}$	$I_{L}$			10	μΑ
$I_{OL} = 0.5 \text{ mA}$	$V_{SL}$			0.4	V
t = tbd.					
$ \begin{array}{c c} V_{CP} \leq V_{Scp}/2 & PLL2 \\ 5I = L & PLL1 \\ 5I = H & PLL1 \end{array} $	I <sub>source</sub>		-1 -0.2 -1		mA
$ \begin{array}{ccc} V_{CP} \leqq V_{Scp}/2 & & PLL2 \\ 5I = L & & PLL1 \\ 5I = H & & PLL1 \end{array} $	I <sub>sink</sub>		1 0.2 1		mA
$V_{CP} \leq V_{Scp}/2$	$I_{L}$		±5		nA
	$V_{S} = 3V, SPD1 = SPD2 = 0 \\ V_{S} = 3V, SPD1 = SPD2 = 1 \\ V_{CP} = 5 V, PLL in lock condition \\ f_{RFi1} = 200 - 1100  MHz \\ AC coupled sinewave \\ RF/2 = 0 \\ RF/2 = 1 \\ AC coupled sinewave ^{2)} Data, Enable, HPD1, HPD2, \\ V_{OH} = 5.5 V \\ I_{OL} = 0.5  mA \\ t = tbd.) \\ V_{CP} \le V_{Scp}/2 \\ SI = L \\ SI = H \\ PLL1 \\ V_{CP} \le V_{Scp}/2 \\ SI = L \\ PLL1 \\ SI = H \\ PLL1 \\ PLL1 \\ SI = H \\ PLL1 \\ PLL2 \\ PLL3 \\ PLL3 \\ PLL4 \\ PLL5 \\ PLL5 \\ PLL5 \\ PLL5 \\ PLC5 \\ PLC6 \\ PLC6 \\ PLC7 \\ PLC7 \\ PLC8 \\ PLC8 \\ PLC9 \\$	$\begin{array}{ c c c c c } \hline V_S = 3V, SPD1 = SPD2 = 0 & I_S \\ \hline V_S = 3V, SPD1 = SPD2 = 1 & I_S \\ \hline V_{CP} = 5 \ V, PLL \ in \ lock \\ condition & & & & & & & & \\ \hline I_{CP} & & & & & & & \\ \hline V_{CP} = 5 \ V, PLL \ in \ lock \\ condition & & & & & & & \\ \hline I_{CP} & & & & & & \\ \hline V_{CP} = 5 \ V, PLL \ in \ lock \\ \hline S_{PSC} & & & & & & \\ \hline S_{PSC} & & & & & \\ \hline S_{R} & & & & & \\ \hline S_{S} & & & & & \\ \hline S_{S} & & & & & \\ \hline S_{S} & & & & \\ S_{S} & & & & \\ \hline S_{$	$\begin{array}{ c c c c } \hline V_S = 3V, SPD1 = SPD2 = 0 & I_S & 0.5 \\ \hline V_S = 3V, SPD1 = SPD2 = 1 & I_S & 7 \\ \hline V_{CP} = 5 \ V, PLL \ in lock & I_{CP} & 0 \\ \hline \hline \\ S_{PSC} & S_M & 5 \\ \hline \\ S_{PSC} & S_M & 5 \\ \hline \\ AC \ coupled \ sinewave & OSC_i \\ \hline \\ RF/2 = 0 & I_{RF/2} = 1 \\ \hline \\ AC \ coupled \ sinewave & OSC_i \\ \hline \\ RF/2 = 1 & AC \ coupled \ sinewave & OSC_i \\ \hline \\ Data, Enable, HPD1, HPD2, SI) & V_{iH} & 1.5 \\ \hline \\ V_{iL} & 0 & I_{iH} & -5 \\ \hline \\ I_{OL} = 0.5 \ mA & V_{SL} \\ \hline \\ e \ tbd.) & V_{CP} \le V_{SCP}/2 & PLL2 \\ \hline SI = L & PLL1 & I_{source} \\ \hline SI = L & PLL1 & I_{sink} \\ \hline V_{CP} \le V_{SCP}/2 & PLL2 \\ \hline SI = L & PLL1 & I_{sink} \\ \hline SI = H & PLL1 & I_{sink} \\ \hline \\ V_{CP} \le V_{SCP}/2 & PLL2 \\ \hline SI = L & PLL1 & I_{sink} \\ \hline SI = H & PLL1 & I_{sink} \\ \hline \end{array}$	$\begin{array}{ c c c c c } \hline V_S = 3V, SPD1 = SPD2 = 0 & I_S & 0.5 & 0.8 \\ \hline V_S = 3V, SPD1 = SPD2 = 1 & I_S & 7 & 11 \\ \hline V_{CP} = 5 & V, PLL & in lock & I_{CP} & 0 & 1 \\ \hline condition & & & & & & & & \\ \hline \hline f_{RFi1} = 200 - 1100 & MHz & V_{RFi1} & 20 & & & & \\ \hline S_{PSC} & & & & & & & \\ \hline S_{PSC} & & & & & & \\ \hline S_{R} & & 5 & & & & \\ \hline \hline AC & coupled sinewave & & & & & \\ \hline RF/2 = 0 & & & & & \\ \hline RF/2 = 1 & & & & & \\ \hline AC & coupled sinewave & & & & \\ \hline S_{R} & & 5 & & & \\ \hline \hline AC & coupled sinewave & & & & \\ \hline AC & coupled sinewave & & & \\ \hline S_{R} & & 5 & & & \\ \hline \hline & & & & & & \\ \hline AC & coupled sinewave & & & \\ \hline & & & & & & \\ \hline & & & & & & \\ \hline & & & &$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

<sup>&</sup>lt;sup>1)</sup> RMS voltage at 50  $\Omega$ ; <sup>2)</sup> OSC<sub>o</sub> is open if an external reference frequency is applied



### **Serial Bus Programming**

Reference and programmable counters can be programmed by the 3-wire-bus (Clock, Data and Enable). After setting enable signal to high condition, the data status is transfered but by but on the rising edge of the clock signal into the shift register, starting with the MSB-bit. After the Enable signal returns to low condition the programmed information is loaded according to the addressbits (last three bits) into the addressed latch. Additional leading bits are ignored and there is no check made how many clock pulses arrived during enable high condition. In powerdown mode the 3-wire-bus remains active and the IC can be programmed.

Data is entered with the most significant bit first. The leading bits deliver the divider or control information. The trailing three bits are the address field. There are six different addresses used. The trailing address bits are decoded upon the falling edge of the Enable signal. The internal Loadpulse is beginning with the falling edge of the Enable signal and ending with falling edge of the Clock signal. Therefore a minimum holdtime clockenable  $t_{\mbox{HCE}}$  is required.

#### **Bit Allocation**

MSB																			LSB
Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15	Bit 16	Bit 17	Bit 18	Bit 19	Bit 20
				•		•	d	ata bit	S	•	•						ado	dress b	its
D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0
PLL1 M10	M9	M8	M7	M6	M5	M4	М3	M2	M1	<b>M</b> 0	S5	S4	S3	S2	S1	PLL1 S0	0	0	1
					PLL1 R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	PL1 R0	0	1	0
PLL2 M10	M9	M8	M7	M6	M5	M4	M3	M2	M1	M0	S5	S4	<b>S</b> 3	S2	S1	PLL2 S0	0	1	1
					PLL2 R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	PLL2 R0	1	0	0
	RF/ 2	Test	5IP	TRI 2	TRI 1	PS2	PS1	Н2Р	H1P	LP B	LPA	P4	P3	P2	P1	P0	1	0	1
														SP D 5I	SP D 2	SP D 1	1	1	0

#### **Scaling Factors**

S0 ... S5: These bits are setting the swallow counter 
$$S_S$$
. 
$$T_S = S0*2^0 + S1*2^1 + ... + S4*2^4 + S5*2^5$$
 allowed scalling factors for  $S_S$ : 0 ... 63,  $T_S < T_M$ 

M0 ... M10: These bits are setting the main counter 
$$S_M$$
. 
$$T_M = M0*2^0 + M1*2^1 + ... + M9*2^9 + M10*2^{10}$$
 allowed scalling factors for  $S_M$ : 5 ... 2047

$$S_{PGD}$$
: Total scalling factor of the programmable counter: 
$$S_{PGD} = (64*S_M) + S_S \qquad Condition; \ S_S < S_M$$

R0 ... R11: These bits are setting the reference counter 
$$S_R$$
. 
$$S_R = R0*2^0 + ... + R10*2^{10} + R11*2^{11}$$
 allowed scalling factors for  $S_R$ : 5 ... 4096

S<sub>RFD</sub>: Total scalling factor of the reference counter:

$$RF/2 = 1$$
:  $S_{RFD} = 2 * S_R$   
 $RF/2 = 0$ :  $S_{RFD} = S_R$ 



### **Serial Programming Bus**

#### **Control Bits:**

P0 ... P4: o.c. output ports (1 = high impedance)

LPA, LPB: selection of P2 output or locksignal LPA LPB function of pin 10

0 0.c. output P2

0 1 locksignal of synthesizer 2
1 0 locksignal of synthesizer 1

1 wiredor locksignal of both synthesizer

H1P, H2P: selection of P1/4 output or hardware power down input of synthesizer 1/2 (0 = Port / 1 = HPD)

5IP: selection of P0 output or high current switching input for the charge pump current of synthesizer 1 (0 = Port / 1 = charge pump 1 current switch input)

PS1, PS2: phase selection of synthesizer 1 and synthesizer 2 (1 = normal / 0 = invers)

	PS-PLL1/2 = 1	PS-PLL1/2 = 0
	CP1/2	CP1/2
$f_R > f_P$	$ m I_{sink}$	I <sub>source</sub>
$f_R < f_P$	I <sub>source</sub>	$I_{ m sink}$
$f_{\mathbf{R}} = f_{\mathbf{P}}$	0	0

RF/2: divide by 2 prescaler for reference divider (0 = off / 1 = on)

SPD1, SPD2: software power down bit of synthesizer 1/2 (0 = powerdown / 1 = powerup)

5I: software switch for the charge pump current of synthesizer 1 (0 = low current / 1 = high current)

TRI1, TRI2: enables tristate for the charge pump of synthesizer 1/2 (0 = normal / 1 = tristate)

TEST: enables counter testmode (0 = disabled / 1 = enabled)

TEST	LPA	LPB	PS1	PS2	Testsignal at pin 10
1	1	0	1	X	RFD1
1	1	0	0	X	PGD1
1	0	1	X	1	RFD2
1	0	1	X	0	PGD2

To operate the software power down mode the following condition must be set: HXP = 0; power up and power down will be set by SPDX = 1 (on) and SPDX = 0 (off).

To operate the hardware power down mode the following condition must be set: HXP = 1; SPDX = 1; power up and power down will be set by high and low state at the hardware power down pins 9/14.

High current of charge pump synthesizer 1 is active when 5I = 1 and if 5IP = 1 the charge pump current control input pin 1 is in high state.



# **Application Circuit**





Figure 2.

## **Timing Diagram Serial Bus**



Clock High Time	t <sub>CH</sub>	>750	ns
Clock Low Time	$t_{CL}$	>350	ns
Clock Period	t <sub>PER</sub>	>1100	ns
Set up Time Clock Data to Clock	$t_{\mathrm{SDC}}$	>100	ns
Hold Time Data to Clock	t <sub>HDC</sub>	>400	ns
Hold Time Clock to Enable	t <sub>HCE</sub>	>400	ns
Hold Time Enable to Clock	t <sub>HEC</sub>	>400	ns
Enable Low Time	t <sub>EL</sub>	>200	ns
Set up Time Enable to Clock	t <sub>SEC</sub>	>4000	ns




Figure 3. Charge pump characteristics





Figure 4. Input sensitivity of PLL1 and PLL2




# **Input Impedence of PLL1 and PLL2**





## **Package Information**



## **U2782B**



## **Ozone Depleting Substances Policy Statement**

It is the policy of TEMIC TELEFUNKEN microelectronic GmbH to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**TEMIC TELEFUNKEN microelectronic GmbH** semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**TEMIC** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423