



**DM9620**  
*USB2.0 to Fast Ethernet Controller*

---

**DAVICOM Semiconductor, Inc.**

---

**DM9620**



**USB2.0 to 10/100M Fast Ethernet Controller**

**DATA SHEET**

*Preliminary*

*Version: DM9620-DS-P02  
February 20, 2012*

## CONTENT

|                                                                         |    |
|-------------------------------------------------------------------------|----|
| 1. Features:.....                                                       | 7  |
| 1.1 System Description .....                                            | 8  |
| 2. Block Diagram and Block Description .....                            | 9  |
| 3. Pin Configuration:.....                                              | 10 |
| 3.1 64- Pin LQFP with MII Interface Mode .....                          | 10 |
| 3.2 64-pin Description .....                                            | 11 |
| 3.2.1 MII Interfaces.....                                               | 11 |
| 3.2.2 RMII Interfaces.....                                              | 11 |
| 3.2.3 Reverse MII Interfaces.....                                       | 11 |
| 3.2.3 EEPROM Interface .....                                            | 12 |
| 3.2.4 USB Interface.....                                                | 12 |
| 3.2.5 Clock Interface.....                                              | 12 |
| 3.2.6 LED Interface.....                                                | 12 |
| 3.2.7 10/100 PHY .....                                                  | 13 |
| 3.2.8 Miscellaneous .....                                               | 13 |
| 3.2.9 Power .....                                                       | 13 |
| 3.2.10 GPIO (TEST1 set to 1) .....                                      | 13 |
| 3.3 strap pins table .....                                              | 14 |
| 4. Vendor Control and Status Register Set .....                         | 15 |
| 4.1 Network Control Register (00H) .....                                | 16 |
| 4.2 Network Status Register (01H).....                                  | 17 |
| 4.3 TX Control Register (02H).....                                      | 18 |
| 4.4 RX Control Register ( 05H ).....                                    | 18 |
| 4.5 RX Status Register ( 06H ) .....                                    | 19 |
| 4.6 Receive Overflow Counter Register ( 07H ).....                      | 19 |
| 4.7 Back Pressure Threshold Register (08H).....                         | 20 |
| 4.8 Flow Control Threshold Register ( 09H ).....                        | 20 |
| 4.9 RX/TX Flow Control Register ( 0AH ) .....                           | 21 |
| 4.10 EEPROM & PHY Control Register ( 0BH ) .....                        | 21 |
| 4.11 EEPROM & PHY Address Register ( 0CH ) .....                        | 22 |
| 4.12 EEPROM & PHY Data Register ( EE_PHY_L : 0DH EE_PHY_H : 0EH ) ..... | 22 |
| 4.13 Wake Up Control Register ( 0FH ).....                              | 22 |
| 4.14 Physical Address Register ( 10H~15H ).....                         | 22 |

|                                                                |    |
|----------------------------------------------------------------|----|
| 4.15 Multicast Address Register ( 16H~1DH ) .....              | 23 |
| 4.16 General purpose control Register ( 1EH ).....             | 23 |
| 4.17 General purpose Register ( 1FH ).....                     | 23 |
| 4.18 Vendor ID Register (28H~29H) .....                        | 23 |
| 4.19 Product ID Register (2AH~2BH) .....                       | 23 |
| 4.20 Chip Revision Register (2CH).....                         | 23 |
| 4.21 TX Special Control Register (2DH) .....                   | 24 |
| 4.22 External PHY Force Mode Control Register (2EH) .....      | 24 |
| 4.23 Transmit Check Sum Control Register (31H) .....           | 24 |
| 4.24 Receive Check Sum Control Status Register (32H) .....     | 25 |
| 4.25 External PHYceiver Address Register (33H) .....           | 25 |
| 4.26 General Purpose Control Register 2 (34H).....             | 25 |
| 4.27 General Purpose Register 2 (35H) .....                    | 25 |
| 4.28 General Purpose Control Register 3 (36H).....             | 26 |
| 4.29 General Purpose Register 3 (37H) .....                    | 26 |
| 4.30 EEPROM and PHY Control Register (3AH).....                | 26 |
| 4.31 Pause Packet Control/Status Register (3DH).....           | 26 |
| 4.32 Transmit Packet Counter (81H) .....                       | 26 |
| 4.33 USB Packet Error Counter (82H) .....                      | 27 |
| 4.34 Ethernet Receive Packet CRC Error Counter (83H).....      | 27 |
| 4.35 Ethernet Transmit Excessive Collision Counter (84H) ..... | 27 |
| 4.36 Ethernet Transmit Collision Counter (85H) .....           | 27 |
| 4.37 Ethernet Transmit Late Collision Counter (86H) .....      | 27 |
| 4.38 RX Header Control/Status Register (91H) .....             | 27 |
| 4.39 USB Squelch Control (95H).....                            | 28 |
| 4.40 USB Address (96H) .....                                   | 28 |
| 4.41 USB Device Address Register (F0H) .....                   | 28 |
| 4.42 Receive Packet Counter Register (F1H) .....               | 28 |
| 4.43 Transmit Packet Counter/USB Status Register (F2H).....    | 28 |
| 4.44 USB Control Register (F4H) .....                          | 28 |
| 5. EEPROM Format:.....                                         | 29 |
| 6. MII Register Description .....                              | 30 |
| 6.1 Basic Mode Control Register (BMCR) – 00H.....              | 31 |
| 6.2 Basic Mode Status Register (BMSR) – 01H.....               | 32 |

---

|                                                                            |    |
|----------------------------------------------------------------------------|----|
| 6.3 PHY ID Identifier Register #1 (PHYID1) – 02H .....                     | 33 |
| 6.4 PHY Identifier Register #2 (PHYID2) – 03H.....                         | 33 |
| 6.5 Auto-negotiation Advertisement Register(ANAR) – 04H .....              | 33 |
| 6.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05H.....     | 34 |
| 6.7 Auto-negotiation Expansion Register (ANER)- 06H .....                  | 35 |
| 6.8 DAVICOM Specified Configuration Register (DSCR) – 10H.....             | 35 |
| 6.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H..... | 37 |
| 6.10 10BASE-T Configuration/Status (10BTCSR) – 12H .....                   | 38 |
| 6.11 Power down Control Register (PWDOR) – 13H.....                        | 38 |
| 6.12 (Specified config) Register – 14H .....                               | 39 |
| 6.13 DSP Control (DSP_CTRL) – 1BH .....                                    | 40 |
| 6.14 Power Saving Control Register (PSCR) – 1DH .....                      | 40 |
| 7. Functional description.....                                             | 41 |
| 7.1 USB Functional description.....                                        | 41 |
| 7.1.1 USB Standard Command.....                                            | 41 |
| 7.1.2 Vendor commands .....                                                | 42 |
| 7.1.2.1 Register Type .....                                                | 42 |
| 7.1.2.2 Memory Type.....                                                   | 43 |
| 7.1.3 Interface 0 Configuration.....                                       | 44 |
| 7.1.4 Descriptor Values.....                                               | 45 |
| 7.1.5 Descriptors of string/1/2/3 are loaded from EEPROM.....              | 50 |
| 7.2 Ethernet Functional Description .....                                  | 52 |
| 7.2.1 Serial Management Interface .....                                    | 52 |
| 7.2.2 100Base-TX Operation .....                                           | 52 |
| 7.2.3 4B5B Encoder .....                                                   | 52 |
| 7.2.4 Scrambler .....                                                      | 53 |
| 7.2.5 Parallel to Serial Converter .....                                   | 53 |
| 7.2.6 NRZ to NRZI Encoder.....                                             | 53 |
| 7.2.7 MLT-3 Converter.....                                                 | 53 |
| 7.2.8 MLT-3 Driver .....                                                   | 53 |
| 7.2.9 4B5B Code Group.....                                                 | 54 |
| 7.2.10 100Base-TX Receiver.....                                            | 55 |
| 7.2.11 Signal Detect.....                                                  | 55 |
| 7.2.12 Adaptive Equalization.....                                          | 55 |

---

---

|                                                            |    |
|------------------------------------------------------------|----|
| 7.2.13 MLT-3 to NRZI Decoder.....                          | 55 |
| 7.2.14 Clock Recovery Module .....                         | 55 |
| 7.2.15 NRZI to NRZ .....                                   | 55 |
| 7.2.16 Serial to Parallel.....                             | 55 |
| 7.2.17 Descrambler .....                                   | 55 |
| 7.2.18 Code Group Alignment.....                           | 56 |
| 7.2.19 4B5B Decoder.....                                   | 56 |
| 7.2.20 10Base-T Operation.....                             | 56 |
| 7.2.21 Collision Detection .....                           | 56 |
| 7.2.22 Carrier Sense .....                                 | 56 |
| 7.2.23 Auto-Negotiation .....                              | 56 |
| 7.2.24 Auto-Negotiation (continued).....                   | 56 |
| 8. DC and AC Electrical Characteristics.....               | 57 |
| 8.1 Absolute Maximum Ratings ( 25°C ) .....                | 57 |
| 8.1.1 Operating Conditions.....                            | 57 |
| 8.2 DC Electrical Characteristics (VDD = 3.3V) .....       | 58 |
| 8.3 AC Electrical Characteristics & Timing Waveforms ..... | 58 |
| 8.3.1 TP Interface.....                                    | 58 |
| 8.3.2 Oscillator/Crystal Timing ( 25°C ) .....             | 59 |
| 9. AC Timing waveform:.....                                | 60 |
| 9.1 Power On Reset Timing.....                             | 60 |
| 9.2 EEPROM timing.....                                     | 61 |
| 9.3 MII Management Timing.....                             | 62 |
| 9.4 MII TX timing.....                                     | 63 |
| 9.5 MII RX timing .....                                    | 63 |
| 9.6 RMII TX timing.....                                    | 64 |
| 9.7 RMII RX timing.....                                    | 64 |
| 9.8 RevMII TX timing .....                                 | 65 |
| 9.9 RevMII RX timing.....                                  | 65 |
| 10 Magnetic and Crystal Selection Guide .....              | 66 |
| 10.1 Magnetic Selection Guide.....                         | 66 |
| 10.2 Crystal Selection Guide .....                         | 66 |
| 11. Application circuit .....                              | 68 |
| 12. Package Information .....                              | 70 |

---



## **DM9620**

*USB2.0 to Fast Ethernet Controller*

---

|                                |    |
|--------------------------------|----|
| 13. Ordering Information ..... | 71 |
|--------------------------------|----|

## 1. Features:

- **USB Interface**

- USB2.0 Device
- Supports 12Mbps Full-Speed operation
- Supports 480Mbps High-Speed operation
- Supports suspend mode and remote wake-up Resume
- Supports USB standard commands
- Supports vendor specific commands
- Efficient TX/RX FIFO auto management.
- Supports 4 endpoints (Control, Interrupt, Bulk\_IN, Bulk\_OUT)
- Supported Classes : USB Common Class / USB Communications Class –

- **Ethernet**

- Support IEEE802.3u 100BASE-TX and with IEEE802.3 10BASE-T standards
- Support IEEE802.3x flow control function for 100BASE-TX and 10BASE-T.
- Built-in 10/100Mbps Fast-Ethernet PHY with Auto-MDIX
- Supports MII, RMII and Reverse MII interface or 16 pins GPIO
- Support Auto-negotiation function
- Back Pressure Mode for half-duplex mode flow Control
- PAUSE frame for full-duplex flow control
- Supports GPIO, wakeup frame, link status change and Magic packet events for remote wake-up
- Support TCP / UDP / IP v4 checksum offload checking and generating

- **EEPROM Interface**

- Supports 128/256/512 bytes (93C06/93C46/93C56/93C66) of serial EEPROM(for storing USB Descriptors)
- 93C06/93C46/93C56/93C66 auto-detection

- **LED Indications**

- Ethernet – Link / Act indication
- Ethernet – Speed (10M / 100M) indication
- Ethernet – Duplex (half / full) indication
- USB speed indication (full / high speed + traffic modes)

- **Clock**

- Single 25MHz / 30 ppm crystal or oscillator
- Optional 12MHz crystal for USB

- **Power Input**
  - Low-Power, Single-Supply 3.3V, 0.18um CMOS Technology
  - Built in 3.3V to 1.8V regulator
  
- **Miscellaneous**
  - Very Low Power Consumption in suspend mode
  - Power Reduced mode (cable detection), and Power Down mode
  - Compatible with 5.0V tolerant I/O

### 1.1 System Description


The DM9620 USB to 10/100Mbps Fast Ethernet controller is a high performance and highly integrated ASIC with embedded SSRAM for packet buffering. It enables low cost and affordable Fast Ethernet network connection to desktop, notebook PC, and embedded system using popular USB ports.

It has an USB interface to communicate with USB host controller and is compliant with USB specification V1.0, V1.1 and V2.0. It implements 10/100Mbps Ethernet LAN function based on IEEE802.3, and IEEE802.3u standards.

DM9620 integrates an on-chip 10/100Mbps Ethernet PHY to simplify system design and provides an optional media-independent interface (MII/Reverse MII/RMII).




## 2. Block Diagram and Block Description



### 3. Pin Configuration:

#### 3.1 64- Pin LQFP with MII Interface Mode



### 3.2 64-pin Description

I = Input, O = Output, I/O = Input / Output, O/D = Open Drain, P = Power, PD=internal pull-low (about 50K Ohm)

#### 3.2.1 MII Interfaces

| Pin No.     | Pin Name | Type | Description                                                             |
|-------------|----------|------|-------------------------------------------------------------------------|
| 26          | MDC      | O,PD | MIl Serial Management Data Clock                                        |
| 27          | MDIO     | I/O  | MIl Serial Management Data                                              |
| 12,13,15,16 | TXD[3:0] | O,PD | MIl Transmit Data<br>4-bit nibble data outputs (synchronous to the TXC) |
| 11          | TXEN     | O,PD | MIl Transmit Enable                                                     |
| 18          | TXC      | I,PD | MIl Transmit Clock                                                      |
| 33          | CRS      | I    | MIl Carrier Sense                                                       |
| 34          | COL      | I    | MIl Collision Detect                                                    |
| 25          | RXER     | I    | MIl Receive Error                                                       |
| 31          | RXC      | I    | MIl Receive Clock                                                       |
| 24          | RXDV     | I    | MIl Receive Data Valid                                                  |
| 19,20,21,22 | RXD[3:0] | I    | MIl Receive Data<br>4-bit nibble data input (synchronous to RXC)        |

#### 3.2.2 RMII Interfaces

| Pin No. | Pin Name | Type | Description                             |
|---------|----------|------|-----------------------------------------|
| 26      | MDC      | O,PD | MIl Serial Management Data Clock        |
| 27      | MDIO     | I/O  | MIl Serial Management Data              |
| 12,13   | TXD3~2   | O,PD | Reserved                                |
| 15,16   | TXD1~0   | O,PD | RMII Transmit Data                      |
| 11      | TXEN     | O,PD | RMII Transmit Enable                    |
| 18      | TXC      | I,PD | Reserved                                |
| 33      | CRS      | I    | RMII CRS_DV                             |
| 34      | COL      | I    | Reserved, tie to ground in application. |
| 25      | RXER     | I    | Reserved, tie to ground in application. |
| 31      | RXC      | I    | 50MHz reference clock.                  |
| 24      | RXDV     | I    | Reserved, tie to ground in application. |
| 19,20   | RXD3~2   | I    | Reserved, tie to ground in application. |
| 21,22   | RXD1~0   | I    | RMII Receive Data                       |

#### 3.2.3 Reverse MII Interfaces

| Pin No.     | Pin Name | I/O  | Description                                                             |
|-------------|----------|------|-------------------------------------------------------------------------|
| 26          | MDC      | O,PD | Reserved                                                                |
| 27          | MDIO     | I/O  | Reserved                                                                |
| 12,13,15,16 | TXD[3:0] | O,PD | MIl Transmit Data<br>4-bit nibble data outputs (synchronous to the TXC) |
| 11          | TXEN     | O,PD | MIl Transmit Enable                                                     |
| 18          | TXC      | O    | 25MHz clock output                                                      |
| 33          | CRS      | O    | carrier sense output when TXE or RXDV asserted                          |
| 34          | COL      | O    | collision output when TXE and RXDV asserted                             |



# DM9620

USB2.0 to Fast Ethernet Controller

|             |          |   |                                                                  |
|-------------|----------|---|------------------------------------------------------------------|
| 25          | RXER     | I | MII Receive Error                                                |
| 31          | RXC      | I | MII Receive Clock                                                |
| 24          | RXDV     | I | MII Receive Data Valid                                           |
| 19,20,21,22 | RXD[3:0] | I | MII Receive Data<br>4-bit nibble data input (synchronous to RXC) |

| Pin No.                                                                                                  | Pin Name  | Type | Description                                                                                    |
|----------------------------------------------------------------------------------------------------------|-----------|------|------------------------------------------------------------------------------------------------|
| <b>3.2.3 EEPROM Interface</b>                                                                            |           |      |                                                                                                |
| 28                                                                                                       | EEDIO     | I/O  | Data from EEPROM                                                                               |
| 29                                                                                                       | EECK      | O    | Clock to EEPROM                                                                                |
| 30                                                                                                       | EECS      | O    | Chip Select to EEPROM                                                                          |
| <b>3.2.4 USB Interface</b>                                                                               |           |      |                                                                                                |
| 51                                                                                                       | VCC3A     | P    | 3.3V for USB                                                                                   |
| 52                                                                                                       | GND       | P    | Ground for USB                                                                                 |
| 53                                                                                                       | RREF      | I    | Reference resistor to analog USB ground (12K 1% for USB)                                       |
| 54                                                                                                       | DM (D-)   | I/O  | USB Data Minus                                                                                 |
| 55                                                                                                       | DP (D+)   | I/O  | USB Data Plus                                                                                  |
| 56                                                                                                       | VCC33_PLL | P    | 3.3V for USB PLL                                                                               |
| 57                                                                                                       | GND_PLL   | P    | Ground for USB PLL                                                                             |
| 58                                                                                                       | VCC18     | O    | 1.8V power out for USB                                                                         |
| <b>3.2.5 Clock Interface</b>                                                                             |           |      |                                                                                                |
| 60                                                                                                       | X2        | O    | Crystal 25MHz Out for Ethernet                                                                 |
| 61                                                                                                       | X1        | I    | Crystal 25MHz In for Ethernet                                                                  |
| 49                                                                                                       | X1_12M    | I    | Crystal 12MHz In for USB (Option, used when strap pin 30 EECS pull-high), Normal N.C. * Note1  |
| 50                                                                                                       | X2_12M    | O    | Crystal 12MHz out for USB (Option, used when strap pin 30 EECS pull-high), Normal N.C. * Note1 |
| * Note1: When strap pin 30 EECS pull-low, 12MHz clock from internal PLL, detail see 3.3 strap pins table |           |      |                                                                                                |
| <b>3.2.6 LED Interface</b>                                                                               |           |      |                                                                                                |
| 38                                                                                                       | USB_LED   | O/D  | USB LED<br>Active low for USB HS mode<br>Floating for USB FS mode<br>Flash if traffic on USB   |
| 39                                                                                                       | FDX_LED   | O/D  | Full Duplex LED<br>Active low for Full Duplex<br>Floating for Half Duplex                      |
| 40                                                                                                       | SPD_LED   | O/D  | SPEED LED<br>Active low for Ethernet 100M<br>Floating for Ethernet 10M                         |
| 41                                                                                                       | LNK_LED   | O/D  | Link LED<br>Active low for Ethernet link<br>Floating for Ethernet non-link                     |



# DM9620

USB2.0 to Fast Ethernet Controller

|                            |         |     |                                                                                                                                                                           |
|----------------------------|---------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                            |         |     | Flash if traffic on Ethernet                                                                                                                                              |
| <b>3.2.7 10/100 PHY</b>    |         |     |                                                                                                                                                                           |
| 63                         | SD      | I   | Fiber Signal Detection                                                                                                                                                    |
| 64                         | RXGND   | P   | RX ground.                                                                                                                                                                |
| 65                         | BGGND   | P   | Bandgap ground.                                                                                                                                                           |
| 2                          | BGRES   | I/O | Bandgap pin. Connect 6.98K 1% resister to BGGND                                                                                                                           |
| 3                          | AVCC18  | O   | 1.8V power out for RX power                                                                                                                                               |
| 4                          | RX+     | I/O | TP RX input                                                                                                                                                               |
| 5                          | RX-     | I/O | TP RX input                                                                                                                                                               |
| 6                          | RXGND   | P   | RX ground                                                                                                                                                                 |
| 7                          | TXGND   | P   | TX ground                                                                                                                                                                 |
| 8                          | TX+     | I/O | TP TX output                                                                                                                                                              |
| 9                          | TX-     | I/O | TP TX output                                                                                                                                                              |
| 10                         | AVCC18  | O   | 1.8V power out for TX power                                                                                                                                               |
| <b>3.2.8 Miscellaneous</b> |         |     |                                                                                                                                                                           |
| 35                         | SMI_D   | I   | Serial Management Interface Data<br>Tie to ground in application.                                                                                                         |
| 36                         | SMI_CLK | I   | Serial Management Interface Clock<br>Tie to ground in application..<br>This pin can also as a GPIO wakeup event defined in register 0FH.                                  |
| 45                         | VBUS_IN | I   | VBUS input (Connect to USB5V, USB connector)<br>Tie to high in bus power mode                                                                                             |
| 47                         | WOL     | O   | Issue a wake-up signal when wake-up event happens.                                                                                                                        |
| 48                         | RSTB    | I   | Hardware Reset<br>Active low signal to initiate the DM9620.                                                                                                               |
| 44                         | TEST2   | I   | Test Mode 2, tie to ground in application.                                                                                                                                |
| 42                         | TEST1   | I   | Test Mode 1<br>0: pins 11-13,15-16,18-22,24-27,33-34 as MII, RMII, Reverse MII interface<br>1: pins 11-13,15-16,18-22,24-27,33-34 as GPIO controlled by registers 34H~37H |
| <b>3.2.9 Power</b>         |         |     |                                                                                                                                                                           |
| 14,32,43,59                | VCC3    | P   | Digital VCC 3.3V                                                                                                                                                          |
| 17,23,37,46,62             | GND     | P   | Digital GND                                                                                                                                                               |

## 3.2.10 GPIO (TEST1 set to 1)

| Pin No.     | Pin Name  | Type | Description            |
|-------------|-----------|------|------------------------|
| 11          | GPIO2_0   | I/O  | GPIO2_0 in GPIO mode   |
| 12,13,15,16 | GPIO2_1~4 | I/O  | GPIO2_1~4 in GPIO mode |
| 18          | GPIO2_5   | I/O  | GPIO2_5 in GPIO mode   |

Preliminary

Version: DM9620 -15-DS-P02

February 20, 2012



## DM9620

USB2.0 to Fast Ethernet Controller

|       |           |          |                        |
|-------|-----------|----------|------------------------|
| 19,20 | GPIO2_6~7 | I/O      | GPIO2_6~7 in GPIO mode |
| 21,22 | GPIO3_0~1 | I/O      | GPIO3_0~1 in GPIO mode |
| 24    | GPIO3_2   | I/O      | GPIO3_2 in GPIO mode   |
| 25    | GPIO3_3   | I<br>I/O | GPIO3_3 in GPIO mode   |
| 27    | GPIO3_4   | I/O      | GPIO3_4 in GPIO mode   |
| 31    | GPIO3_5   | I/O      | GPIO3_5 in GPIO mode   |
| 33    | GPIO3_6   | I/O      | GPIO3_6 in GPIO mode   |
| 34    | GPIO3_7   | I/O      | GPIO3_7 in GPIO mode   |

### 3.3 strap pins table

1: pull-high 1K~10K, 0: default floating.

| Pin No.   | Pin Name     | Description                                                                                                    |
|-----------|--------------|----------------------------------------------------------------------------------------------------------------|
| 12,<br>13 | TXD3<br>TXD2 | TXD3 TXD2 in external PHY mode<br>0 0 MII mode<br>0 1 Reverse MII<br>1 0 RMI mode<br>1 1 Reserved              |
| 15        | TXD1         | 1: EEPROM force to 93C46 type<br>0: EEPROM type auto-detection                                                 |
| 16        | TXD0         | Ethernet RX packet header format<br>1= 4 header bytes include flag byte<br>0= 3 header bytes exclude flag byte |
| 30        | EECS         | 0: 12MHz clock from internal PLL<br>1: 12MHz clock from external crystal                                       |

## 4. Vendor Control and Status Register Set

The DM9620 implements several control and status registers, which can be accessed by the USB vendor register type commands. All CRs are set to their default values by hardware or software reset unless otherwise specified.

| Register  | Description                                   | Offset  | Default value after reset |
|-----------|-----------------------------------------------|---------|---------------------------|
| NCR       | Network Control Register                      | 00H     | 00H                       |
| NSR       | Network Status Register                       | 01H     | 00H                       |
| TCR       | TX Control Register                           | 02H     | 00H                       |
| RCR       | RX Control Register                           | 05H     | 00H                       |
| RSR       | RX Status Register                            | 06H     | 00H                       |
| ROCR      | Receive Overflow Counter Register             | 07H     | 00H                       |
| BPTR      | Back Pressure Threshold Register              | 08H     | 37H                       |
| FCTR      | Flow Control Threshold Register               | 09H     | 38H                       |
| FCR       | RX Flow Control Register                      | 0AH     | 00H                       |
| EPCR      | EEPROM & PHY Control Register                 | 0BH     | 00H                       |
| EPAR      | EEPROM & PHY Address Register                 | 0CH     | 40H                       |
| EPDRL     | EEPROM & PHY Low Byte Data Register           | 0DH     | Unknown                   |
| EPDRH     | EEPROM & PHY High Byte Data Register          | 0EH     | Unknown                   |
| WCR       | Wake Up Control Register                      | 0FH     | 00H                       |
| PAR       | Physical Address Register                     | 10H-15H | Determined by EEPROM      |
| MAR       | Multicast Address Register                    | 16H-1DH | 0000000000000080          |
| GPCR      | General Purpose Control Register              | 1EH     | 01H                       |
| GPR       | General Purpose Register                      | 1FH     | Unknown                   |
| VID       | Vendor ID                                     | 28H-29H | 0A46H                     |
| PID       | Product ID                                    | 2AH-2BH | 9620H                     |
| CHIPR     | CHIP revision                                 | 2CH     | 01H                       |
| TSCR      | TX Special Control Register                   | 2DH     | 00H                       |
| FEPHY     | Force External PHY Mode Control Register      | 2EH     | 00H                       |
| TCSCR     | Transmit Check Sum Control Register           | 31H     | 00H                       |
| RCCSR     | Receive Check Sum Control Status Register     | 32H     | 00H                       |
| EPADR     | External PHY address                          | 33H     | 01H                       |
| GPCR2     | General Purpose Control Register 2            | 34H     | 00H                       |
| GPR2      | General Purpose Register 2                    | 35H     | 00H                       |
| GPCR3     | General Purpose Control Register 3            | 36H     | 00H                       |
| GPR3      | General Purpose Register 3                    | 37H     | 00H                       |
| EEP_CTRL  | EEPROM and PHY Control Register               | 3AH     | 00H                       |
| PPCSR     | Pause Packet Control Status Register          | 3DH     | 04H                       |
| TX_CTR    | Transmit Packet Counter                       | 81H     | 00H                       |
| UPERR     | USB Packet Error Counter                      | 82H     | 00H                       |
| CRC_CTR   | Ethernet Receive Packet CRC Error Counter     | 83H     | 00H                       |
| EXCOL_CTR | Ethernet Transmit Excessive Collision Counter | 84H     | 00H                       |
| COL_CTR   | Ethernet Transmit Collision Counter           | 85H     | 00H                       |
| LCOL_CTR  | Ethernet Transmit Late Collision Counter      | 86H     | 00H                       |



# DM9620

USB2.0 to Fast Ethernet Controller

|          |                                             |     |     |
|----------|---------------------------------------------|-----|-----|
| MODE_CTL | Mode Control                                | 91H | 00H |
| SQUELCH  | USB squelch Control                         | 95H | 04H |
| USB_ADR  | USB Address                                 | 96H | 00H |
| USBDA    | USB device address register                 | F0H | 00H |
| RXC      | Received packet counter register            | F1H | 00H |
| TXC/USBS | Transmit packet counter/USB status register | F2H | 10H |
| USBC     | USB control register                        | F4H | 00H |

## Key to Default

In the register description that follows, the default column takes the form:

<Reset Value>, <Access Type>

Where :

<Reset Value>:

1 Bit set to logic one

0 Bit set to logic zero

X No default value

P = power on reset default value

H = hardware reset command default value

S = software reset default value

E = default value from EEPROM

T = default value from strap pin

<Access Type>:

RO = Read only

RW = Read/Write

R/C = Read and Clear

RW/C1=Read/Write and Cleared by write 1

WO = Write only

Reserved bits are shaded and should be written with 0.

Reserved bits are undefined on read access.

## 4.1 Network Control Register (00H)

| Bit | Name     | Default | Description                                                                                                                                                                                                          |
|-----|----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | EXT_PHY  | PT0,RW  | External PHY mode (valid when pin TEST1 tie to ground)<br>1: Select external PHY<br>0: select Internal PHY.<br>This bit can be forced by register 2EH bit 5.                                                         |
| 6   | WAKEEN   | PE0,RW  | Wakeup event enable<br>When set, it enables the wakeup function.<br>Clearing this bit will also clear all wakeup event status.                                                                                       |
| 5   | WCR_MODE | PHS,RW  | Write To Clear Mode<br>When set, the following register bits are cleared by write '1' .<br>Register 1 bit 2 and 3<br>Register 7<br>Register 0AH bit 2<br>Register 82H ~ 86H                                          |
| 4   | FCOL     | PHS0,RW | Force Collision in Loopback Mode<br>Used for testing only.                                                                                                                                                           |
| 3   | FDX      | PHS0,RW | Full-Duplex mode.<br>1: Full-Duplex mode<br>0: Half-Duplex mode<br>Read only in Internal PHY mode.<br>This bit can be written only in External PHY mode.<br>This bit can also be forced by register 2EH bit 5 and 1. |
| 2:1 | LBK      | PH00,RW | Loopback mode<br>Bit 2 1<br>0 0 normal<br>0 1 MAC internal loopback<br>1 0 internal PHY digital loopback<br>1 1 internal PHY analog loopback                                                                         |





## DM9620

USB2.0 to Fast Ethernet Controller

|   |     |        |                                                                                                                                                                                         |
|---|-----|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0 | RST | PH0,RW | Software Reset<br>When write "1" to this bit, DM9620 enters software reset mode and will be automatically cleared after 10us.<br>Write "0" to this bit can end the software reset mode. |
|---|-----|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

### 4.2 Network Status Register (01H)

| Bit | Name     | Default        | Description                                                                                                                                                                                                                             |
|-----|----------|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | SPEED    | PHS0,RW        | Media Speed Status<br>0:100Mbps<br>1:10Mbps<br>This bit is no meaning when LINKST=0.<br>This bit read only in internal PHY mode and it can be written in external PHY mode.<br>This bit can also be forced by register 2EH bit 5 and 2. |
| 6   | LINKST   | PHS0,RO        | Link status<br>0:link failed<br>1:link OK<br>This bit read only in internal PHY mode and it can be written in external PHY mode.<br>This bit can also be forced by register 2EH bit 5 and 0.                                            |
| 5   | WAKEST   | P0,W/C1        | Wakeup event status.<br>This bit is set when wakeup event status asserted.<br>This bit is cleared by write "1" or when wakeup mode disabled.                                                                                            |
| 4   | RESERVED | PHS0,RO        | Reserved                                                                                                                                                                                                                                |
| 3   | RESERVED | PHS0,<br>RW/C1 | Reserved                                                                                                                                                                                                                                |
| 2   | RESERVED | PHS0,<br>RW/C1 | Reserved                                                                                                                                                                                                                                |
| 1   | RXOV     | PHS0,RO        | RX FIFO Overflow Status<br>This bit is set when RX FIFO free space is less than 544-byte<br>This bit be cleared when RX FIFO free space is more than 2K.                                                                                |
| 0   | RXRDY    | PHS0,RO        | RX Packet Ready<br>This bit is set when there are one or more packets in RX FIFO.                                                                                                                                                       |

#### 4.3 TX Control Register (02H)

| Bit | Name     | Default | Description                                                                                                                                                      |
|-----|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | RESERVED | 0,RO    | Reserved                                                                                                                                                         |
| 6   | TJDIS    | PHS0,RW | Transmit Jabber Disable<br>When set, the transmit Jabber Timer(2048 bytes) is disabled. Otherwise the transmit packet size can more than 2048-byte.              |
| 5   | EXCECM   | PHS0,RW | Excessive Collision Mode Control :<br>0: abort this packet when excessive collision count more than 15,<br>1: still try to transmit this packet                  |
| 4:3 | RESERVED | PHS0,RW | Reserved                                                                                                                                                         |
| 2   | PAD_DIS1 | PHS0,RW | TX Packet PAD Append Control:<br>0: the transmit packet size is appended to at least 64-byte.<br>1: the transmit packet size is unchanged from original setting. |
| 1   | CRC_DIS1 | PHS0,RW | TX Packet Index II CRC Appends Control:<br>0: the CRC field is appended automatically.<br>1: the CRC field is not appended.                                      |
| 0   | RESERVED | PHS0,RW | Reserved                                                                                                                                                         |

#### 4.4 RX Control Register (05H)

| Bit | Name     | Default | Description                                                                                                                                                                                                                                            |
|-----|----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | HASHALL  | PHS0,RW | Filter All address in Hash Table                                                                                                                                                                                                                       |
| 6   | WTDIS    | PHS0,RW | Watchdog Timer Disable<br>When set, the Watchdog Timer(2048 bytes) is disabled and the RX packet may more than 2048-byte.<br>When cleared, the Watchdog Timer(2048 bytes) is enabled and the RX packet is truncated after the data more than 2048-byte |
| 5   | DIS_LONG | PHS0,RW | Discard Long Packet<br>When set, the packets with length over 1522-byte are discarded from RX memory.                                                                                                                                                  |
| 4   | DIS_CRC  | PHS0,RW | Discard CRC Error Packet<br>When set, the packets with CRC error are discarded from RX memory.                                                                                                                                                         |
| 3   | ALL      | PHS0,RW | Pass All Multicast<br>When set, the packets with multicast destination address are stored to RX memory.                                                                                                                                                |
| 2   | RUNT     | PHS0,RW | Pass Runt Packet<br>When set, the packets with size less than 64-byte are stored to RX memory.                                                                                                                                                         |
| 1   | PRMSC    | PHS0,RW | Promiscuous Mode<br>When set, the destination address is do not be checked.                                                                                                                                                                            |
| 0   | RXEN     | PHS0,RW | RX Enable<br>When set, the received accepted packets can be stored to RX memory.                                                                                                                                                                       |

#### 4.5 RX Status Register ( 06H )

| Bit | Name | Default | Description                                                                                            |
|-----|------|---------|--------------------------------------------------------------------------------------------------------|
| 7   | RF   | PHS0,RO | Runt Frame<br>It is set to indicate the received frame has the size smaller than 64 bytes.             |
| 6   | MF   | PHS0,RO | Multicast Frame<br>It is set to indicate the received frame has a multicast address.                   |
| 5   | LCS  | PHS0,RO | Late Collision Seen<br>It is set to indicate a late collision found during the frame reception.        |
| 4   | RWTO | PHS0,RO | Receive Watchdog Time-Out<br>It is set to indicate receive more than 2048 bytes.                       |
| 3   | PLE  | PHS0,RO | Physical Layer Error<br>It is set to indicate a physical layer error found during the frame reception. |
| 2   | AE   | PHS0,RO | Alignment Error<br>It is set to indicate the received frame ends with a non-byte boundary.             |
| 1   | CE   | PHS0,RO | CRC Error<br>It is set to indicate the received frame ends with a CRC error.                           |
| 0   | FOE  | PHS0,RO | FIFO Overflow Error<br>It is set to indicate a FIFO Overflow error happens during the frame reception. |

#### 4.6 Receive Overflow Counter Register ( 07H )

This register can be cleared by writing any data this byte. Or they also can be cleared by read this byte if register 0H bit 5 is 0".

| Bit | Name | Default       | Description                                                                                                       |
|-----|------|---------------|-------------------------------------------------------------------------------------------------------------------|
| 7   | RXFU | PHS0,RW<br>/C | Receive Overflow Counter Overflow<br>This bit is set when the ROC has an overflow condition.                      |
| 6:0 | ROC  | PHS0,RW<br>/C | Receive Overflow Counter<br>This is a statistic counter to indicate the received packet count upon FIFO overflow. |

#### 4.7 Back Pressure Threshold Register (08H)

| Bit | Name | Default   | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|-----|------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4 | BPHW | PHS3h, RW | Back Pressure High Water Overflow Threshold. MAC will generate the jam pattern when RX SRAM free space is lower than this threshold value. Default is 3K-byte free space. Please don't exceed SRAM size. (1 unit=1K bytes)                                                                                                                                                                                                                                                                                                                                                     |
| 3:0 | JPT  | PHS7h, RW | Jam Pattern Time. Default is 100us.<br><div style="display: flex; align-items: center;"> <div style="margin-right: 10px;"> bit3 bit2 bit1 bit0 </div> <div> time </div> </div> <div style="margin-left: 20px;"> 0 0 0 0    2.5us<br/> 0 0 0 1    5us<br/> 0 0 1 0    7.5us<br/> 0 0 1 1    12.5us<br/> 0 1 0 0    25us<br/> 0 1 0 1    50us<br/> 0 1 1 0    75us<br/> 0 1 1 1    100us<br/> 1 0 0 0    125us<br/> 1 0 0 1    150us<br/> 1 0 1 0    175us<br/> 1 0 1 1    200us<br/> 1 1 0 0    2250us<br/> 1 1 0 1    250us<br/> 1 1 1 0    275us<br/> 1 1 1 1    300us </div> |

#### 4.8 Flow Control Threshold Register (09H)

| Bit | Name | Default   | Description                                                                                                                                                                                                                                                                                      |
|-----|------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4 | HWOT | PHS3h, RW | RX FIFO High Water Overflow Threshold<br>Send a pause packet with pause_time=FFFFH when the RX RAM free space is less than this value., If this value is zero, its meaning is no free RX SARM space. Default is 3K-byte free space. Please don't exceed SRAM size. (1 unit=1K bytes)             |
| 3:0 | LWOT | PHS8h, RW | RX FIFO Low Water Overflow Threshold<br>Send a pause packet with pause_time=0000 when RX SARM free space is larger than this value. This pause packet is enabled after high water pause packet transmitted. Default SRAM free space is 8K-byte. Please don't exceed SRAM size. (1 unit=1K bytes) |

#### 4.9 RX/TX Flow Control Register ( 0AH )

| Bit | Name  | Default   | Description                                                                                                                                                                                               |
|-----|-------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | TXP0  | PHS0,RW   | Force to TX Pause Packet with Time 0000H;<br>This bit will be automatically cleared after pause packet transmission completion.<br>Set to TX pause packet with time = 0000H                               |
| 6   | TXPF  | PHS0,RW   | Force to TX Pause Packet with Time FFFFH;<br>This bit will be automatically cleared after pause packet transmission completion.<br>Set to TX pause packet with time = FFFFH.                              |
| 5   | TXPEN | PHS0,RW   | TX Pause Packet Enable<br>Enable the pause packet for high/low water threshold of register 09H in full-duplex mode.                                                                                       |
| 4   | BKPA  | PHS0,RW   | Back Pressure Packet Mode Enable:<br>Generate a jam pattern when any packet coming and RX SRAM over BPHW of register 8H in half-duplex mode.                                                              |
| 3   | BKPM  | PHS0,RW   | Back Pressure DA Mode.<br>Generate a jam pattern when a packet's DA match and RX SRAM over BPHW of register 8H in half-duplex mode.                                                                       |
| 2   | RXPS  | PHS0,RW/C | RX Pause Packet Status:<br>This bit latched the RX pause packet in full-duplex mode.<br>This bit can be cleared by write "1" to this bit or cleared automatically after read if register 0H bit 5 is "0". |
| 1   | RXPCS | PHS0,RO   | RX Pause Packet Current Status:<br>When set, it indicated that the pause timer is not down count to "0" yet.                                                                                              |
| 0   | FLCE  | PHS0,RW   | Flow Control Enable<br>When set, it enable the flow control mode(i.e. can to disable TX function).                                                                                                        |

#### 4.10 EEPROM & PHY Control Register ( 0BH )

| Bit | Name    | Default | Description                                                                                                                                                          |
|-----|---------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | NO_EEP  | P0,RO   | EEPROM Absent<br>When set, it indicates the EEPROM 93C46 or 93C56/66 is not detected.                                                                                |
| 6   | EE_TYPE | P0,RO   | EEPROM type<br>0: 93C46<br>1: 93C56/66                                                                                                                               |
| 5   | REEP    | PH0,RW  | Reload EEPROM.<br>When set, the EEPROM is re-loaded.<br>Driver needs to clear it after operation complete.                                                           |
| 4   | WEP     | PH0,RW  | Write EEPROM enable<br>The written ability of EEPROM is enabled.                                                                                                     |
| 3   | EPOS    | PH0,RW  | EEPROM or PHY Operation Select<br>When reset, select EEPROM;<br>when set, select PHY.                                                                                |
| 2   | ERPRR   | PH0,RW  | EEPROM Read or PHY Register Read Command.<br>Write "1" to start EEPROM or PHY read operation.<br>This bit will be cleared after the completion of read operation.    |
| 1   | ERPRW   | PH0,RW  | EEPROM Write or PHY Register Write Command.<br>Write "1" to start EEPROM or PHY write operation.<br>This bit will be cleared after the completion of write operation |

|   |      |        |                                                                                                                   |
|---|------|--------|-------------------------------------------------------------------------------------------------------------------|
| 0 | ERRE | PH0,RO | EEPROM Access Status or PHY Access Status<br>When set, it indicates that the EEPROM or PHY access is in progress. |
|---|------|--------|-------------------------------------------------------------------------------------------------------------------|

**4.11 EEPROM & PHY Address Register ( 0CH )**

| Bit | Name    | Default | Description                                                                                                                                                                                                                           |
|-----|---------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:6 | PHY_ADR | PH01,RW | PHY Address bit [1:0] or EEPROM Word Address[7:6]:<br>If it is in PHY mode operation , the PHY address bit [4:2] is force to 0.<br>Force to 01 if internal PHY is selected.<br>Or EEPROM Word Address[7:6] if EEPROM 93C56/66 is used |
| 5:0 | EROA    | PH0,RW  | EEPROM Word Address[5:0] or PHY Register Number                                                                                                                                                                                       |

**4.12 EEPROM & PHY Data Register ( EE\_PHY\_L : 0DH EE\_PHY\_H : 0EH )**

| Bit | Name     | Default | Description                  |
|-----|----------|---------|------------------------------|
| 7:0 | EE_PHY_L | X,RW    | EEPROM or PHY Low Byte Data  |
| 7:0 | EE_PHY_H | X,RW    | EEPROM or PHY High Byte Data |

**4.13 Wake Up Control Register ( 0FH )**

| Bit | Name     | Type   | Description                                                                                                                                                                |
|-----|----------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | SMI_EN   | P0,RW  | SMI_C Event Enable<br>When set, enable SMI_C as GPIO Wake-up Event.<br>This event occurred in 100ms low state and then 100ms high state in SMI_CK pin                      |
| 6   | SMI_ST   | P0,RO  | SMI_C Even Status<br>When set, indicates SMI_C Event occurred.                                                                                                             |
| 5   | LINKEN   | PE0,RW | Link Change Event Enable<br>When set, enable Link Status Change Wake-up Event.                                                                                             |
| 4   | SAMPLEEN | PE0,RW | Sample Frame Match Event Enable<br>When set, enable Sample Frame Wake-up Event.                                                                                            |
| 3   | MAGICEN  | PE0,RW | Magic Packet Event Enable<br>When set, enable Magic Packet Wake-up Event.                                                                                                  |
| 2   | LINKST   | P0,RO  | Link change Event Status<br>When set, indicates link change and Link Status Change Event occurred.                                                                         |
| 1   | SAMPLEST | P0,RO  | Sample Frame Mtach Event Status<br>When set, indicates the sample frame is received and Sample Frame Event occurred. This bit will not be affected after a software reset. |
| 0   | MAGICST  | P0,RO  | Magic Packet Event Status<br>When set, indicates the Magic Packet is received and Magic packet Event occurred. This bit will not be affected after a software reset.       |

**4.14 Physical Address Register ( 10H~15H )**

| Bit | Name | Default | Description                   |
|-----|------|---------|-------------------------------|
| 7:0 | PAB5 | E,RW    | Physical Address Byte 5 (15H) |
| 7:0 | PAB4 | E,RW    | Physical Address Byte 4 (14H) |
| 7:0 | PAB3 | E,RW    | Physical Address Byte 3 (13H) |
| 7:0 | PAB2 | E,RW    | Physical Address Byte 2 (12H) |
| 7:0 | PAB1 | E,RW    | Physical Address Byte 1 (11H) |
| 7:0 | PAB0 | E,RW    | Physical Address Byte 0 (10H) |

**4.15 Multicast Address Register ( 16H~1DH )**

| Bit | Name | Default | Description                    |
|-----|------|---------|--------------------------------|
| 7:0 | MAB7 | P80,RW  | Multicast Address Byte 7 (1DH) |
| 7:0 | MAB6 | P00,RW  | Multicast Address Byte 6 (1CH) |
| 7:0 | MAB5 | P00,RW  | Multicast Address Byte 5 (1BH) |
| 7:0 | MAB4 | P00,RW  | Multicast Address Byte 4 (1AH) |
| 7:0 | MAB3 | P00,RW  | Multicast Address Byte 3 (19H) |
| 7:0 | MAB2 | P00,RW  | Multicast Address Byte 2 (18H) |
| 7:0 | MAB1 | P00,RW  | Multicast Address Byte 1 (17H) |
| 7:0 | MAB0 | P00RW   | Multicast Address Byte 0 (16H) |

**4.16 General purpose control Register ( 1EH )**

| Bit | Name     | Default  | Description |
|-----|----------|----------|-------------|
| 7:4 | RESERVED | P0,RO    | Reserved    |
| 3:0 | RESERVED | P0111,RW | Reserved    |

**4.17 General purpose Register ( 1FH )**

| Bit | Name     | Default | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|-----|----------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7:4 | RESERVED | P0,RO   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 3:1 | RESERVED | P0,RW   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 0   | GEPIO0   | PE1,RW  | General purpose :<br>When the correspondent bit of General Purpose Control Register is 1, the value of the bit is output to pin GEPIO0.<br>When the correspondent bit of General Purpose Control Register is 0, the value of the bit be read is reflected from pin GEPIO0.<br>GEPIO0 default output 1 to POWER_DOWN internal PHY. Driver need to clear this POWER_DOWN signal by write "0" when it wants PHY active. If other device need, it also can refer this signal. This default value can be programmed by EEPROM. Please refer EEPROM description. |

**4.18 Vendor ID Register (28H~29H)**

| Bit | Name | Default | Description               |
|-----|------|---------|---------------------------|
| 7:0 | VIDH | 0AH,RO  | Vendor ID high byte (29H) |
| 7:0 | VIDL | 46H,RO  | Vendor ID low byte (28H)  |

**4.19 Product ID Register (2AH~2BH)**

| Bit | Name | Default | Description                |
|-----|------|---------|----------------------------|
| 7:0 | PIDH | 96H,R   | Product ID high byte (2BH) |
| 7:0 | PIDL | 20H,R   | Product ID low byte (2AH)  |

**4.20 Chip Revision Register (2CH)**

| Bit | Name  | Default | Description   |
|-----|-------|---------|---------------|
| 7:0 | CHIPR | 01H,RO  | CHIP revision |

#### 4.21 TX Special Control Register (2DH)

| Bit | Name     | Default | Description                                                                                                                                                           |
|-----|----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | RESERVED | PH0,RW  | Reserved                                                                                                                                                              |
| 6   | LCOL_TRY | PH0,RW  | Late Collision Retry                                                                                                                                                  |
| 5   | RESERVED | PH0,RW  | Reserved                                                                                                                                                              |
| 3   | RESERVED | PH0,RW  | Reserved                                                                                                                                                              |
| 3:0 | TX_GAP   | PH0,RW  | TX Inter frame Gap<br>0XXX: 96-bit<br>1000: 64-bit<br>1001: 72-bit<br>1010: 80-bit<br>1011: 88-bit<br>1100: 96-bit<br>1101: 104-bit<br>1110: 112-bit<br>1111: 120-bit |

#### 4.22 External PHY Force Mode Control Register (2EH)

| Bit | Name     | Default | Description                                                                                                  |
|-----|----------|---------|--------------------------------------------------------------------------------------------------------------|
| 7~6 | RESERVED | 0,RO    | Reserved                                                                                                     |
| 5   | EXTERNAL | HP0,RW  | Force to external PHY mode                                                                                   |
| 4   | RESERVED | 0,RO    | Reserved                                                                                                     |
| 3   | RESERVED | PH0,RW  | Reserved                                                                                                     |
| 2   | SPEED    | HP0,RW  | Force external PHY speed mode in MAC register 1 bit 7<br>0: force to 100Mbps mode<br>1: force to 10Mbps mode |
| 1   | DUPLEX   | HP0,RW  | Force external PHY duplex mode in MAC register 0 bit 3<br>0: force to full-duplex<br>1: force to half-duplex |
| 0   | LINK     | HP0,RW  | Force external PHY link mode in MAC register 1 bit 6<br>0: force to link ON<br>1: force to link OFF          |

#### 4.23 Transmit Check Sum Control Register (31H)

| Bit | Name     | Default | Description                    |
|-----|----------|---------|--------------------------------|
| 7~3 | RESERVED | 0,RO    | Reserved                       |
| 2   | UDPCSE   | HPS0,RW | UDP Checksum Generation Enable |
| 1   | TCPCSE   | HPS0,RW | TCP Checksum Generation Enable |
| 0   | IPCSE    | HPS0,RW | IP Checksum Generation Enable  |



#### 4.24 Receive Check Sum Control Status Register (32H)

| Bit | Name | Default | Description                                                                                                                           |
|-----|------|---------|---------------------------------------------------------------------------------------------------------------------------------------|
| 7   | UDPS | HPS0,RO | UDP Checksum Status<br>0: UDP packet checksum OK, or this is not UDP packet<br>1: UDP packet checksum error                           |
| 6   | TCPS | HPS0,RO | TCP Checksum Status<br>0: TCP packet checksum OK, or this is not TCP packet<br>1: TCP packet checksum error                           |
| 5   | IPS  | HPS0,RO | IP Checksum Status<br>0: IP packet checksum OK, this is not IP packet<br>1: IP packet checksum error                                  |
| 4   | UDPP | HPS0,RO | UDP Packet                                                                                                                            |
| 3   | TCPP | HPS0,RO | TCP Packet                                                                                                                            |
| 2   | IPP  | HPS0,RO | IP Packet                                                                                                                             |
| 1   | RCSN | HPS0,RW | Receive Checksum Checking Enable<br>When set, the checksum status will store in packet first byte of status header in RX DM9620 mode. |
| 0   | DCSE | HPS0,RW | Discard Checksum Error Packet<br>When set, if IP/TCP/UDP checksum field is error, this packet will be discarded.                      |

#### 4.25 External PHYceiver Address Register (33H)

| Bit | Name     | Default  | Description                                                                                                          |
|-----|----------|----------|----------------------------------------------------------------------------------------------------------------------|
| 7   | ADR_EN   | HPS0,RW  | External PHY Address Enabled<br>When set in external MII mode, the external PHYceiver address is defined at bit 4~0. |
| 6~5 | Reserved | HPS0,RO  | Reserved                                                                                                             |
| 4~0 | EPHYADR  | HPS01,RW | External PHY Address Bit 4~0<br>The PHY address in external MII mode.                                                |

#### 4.26 General Purpose Control Register 2 (34H)

| Bit | Name | Default | Description                                                                                                                                                  |
|-----|------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7~0 | GPC2 | HP0,RW  | General Purpose Control 2<br>Define the input mode ("0") or output mode ("1") of pins GP_GRP2.<br>Where the GP_GRP2 are pins GPIO2 listed in pin description |

#### 4.27 General Purpose Register 2 (35H)

| Bit | Name | Default | Description                                                                                                                                                                                                                                                                                                                                             |
|-----|------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7~0 | GPD2 | HP0,RW  | General Purpose Register 2 Data<br>When the correspondent bit of General Purpose Control Register 2 is set, i.e. output mode, the value of the bit is reflected to pins GP_GRP2<br>When the correspondent bit of General Purpose Control Register 2 is 0, i.e. input mode, the value of the bit to be read is reflected from correspondent pins GP_GRP2 |

#### 4.28 General Purpose Control Register 3 (36H)

| Bit | Name | Default | Description                                                                                                                                                  |
|-----|------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7~0 | GPC3 | HP0,RW  | General Purpose Control 3<br>Define the input mode ("0") or output mode ("1") of pins GP_GRP3.<br>Where the GP_GRP3 are pins GPIO3 listed in pin description |

#### 4.29 General Purpose Register 3 (37H)

| Bit | Name | Default | Description                                                                                                                                                                                                                                                                                                                                            |
|-----|------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7~0 | GPD3 | HP0,RW  | General Purpose Register 3 Data<br>When the correspondent bit of General Purpose Control Register 3 is set, i.e. output mode, the value of the bit is reflected to pin GP_GRP3<br>When the correspondent bit of General Purpose Control Register 3 is 0, i.e. input mode, the value of the bit to be read is reflected from correspondent pins GP_GRP3 |

#### 4.30 EEPROM and PHY Control Register (3AH)

| Bit | Name     | Default | Description                                                                    |
|-----|----------|---------|--------------------------------------------------------------------------------|
| 7   | FORCE_46 | PT0,RW  | Force EEPROM to 93C46 type                                                     |
| 6   | DET_46   | P0,RO   | Auto-detect EEPROM as 93C46                                                    |
| 5   | DET_56   | P0,RO   | Auto-detect EEPROM as 93C56                                                    |
| 4~3 | EECK_SPD | P0,RW   | Re-define EEPROM EECK speed<br>00=0.2MHz, 01=0.5MHz, 10=1MHz, 11=2MHz          |
| 2   | NO_PRE   | P0,RW   | Do no generate Ethernet PHY preamble in MDIO                                   |
| 1~0 | MDC_SPD  | P0,RW   | Re-define Ethernet PHY MDC speed<br>00=1MHz, 01=3.1MHz, 10=12.5MHz, 11=0.25MHz |

#### 4.31 Pause Packet Control/Status Register (3DH)

| Bit | Name      | Default | Description                                                                                                                                             |
|-----|-----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7~4 | PAUSE_CTR | P0,RO   | Pause Packet Counter<br>The Pause packet counter before RX SRAM flow control low threshold reached.                                                     |
| 3~0 | PAUSE_MAX | PHS4,RW | Max. Pause Packet Count<br>The maximum pause packet with timer FFFFH is transmit, when the RX SRAM is still in high threshold when pause timer timeout. |

#### 4.32 Transmit Packet Counter (81H)

| Bit | Name   | Default | Description                                        |
|-----|--------|---------|----------------------------------------------------|
| 7-0 | TX_CTR | PS0,RO  | TX Packet Count<br>The TX packet count in TX SRAM. |

#### 4.33 USB Packet Error Counter (82H)

| Bit | Name    | Default   | Description                                                                                                                                                                                              |
|-----|---------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0 | USB_ERR | PHS0,RW/C | USB Data Error Count<br>This counter is increased when there has been data CRC error in USB packet. This counter can be cleared by read if register 5 is "0" or by write to this register with any data. |

#### 4.34 Ethernet Receive Packet CRC Error Counter (83H)

| Bit | Name   | Default   | Description                                                                                                                                                                                                                    |
|-----|--------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0 | RX_ERR | PHS0,RW/C | Ethernet RX Packet CRC Error Count<br>This counter is increased when there has been CRC error in Ethernet receive packet. This counter can be cleared by read if register 5 is "0" or by write to this register with any data. |

#### 4.35 Ethernet Transmit Excessive Collision Counter (84H)

| Bit | Name     | Default   | Description                                                                                                                                                                                                                                                                        |
|-----|----------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0 | ECOL_CTR | PHS0,RW/C | Ethernet TX Packet Excessive Collision Count<br>This counter is increased when there has been excessive collision, i.e. continued 16 collisions, in Ethernet transmit packet. This counter can be cleared by read if register 5 is "0" or by write to this register with any data. |

#### 4.36 Ethernet Transmit Collision Counter (85H)

| Bit | Name    | Default   | Description                                                                                                                                                                                                                     |
|-----|---------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0 | COL_CTR | PHS0,RW/C | Ethernet TX Packet Collision Count<br>This counter is increased when there has been collision in Ethernet transmit packet. This counter can be cleared by read if register 5 is "0" or by write to this register with any data. |

#### 4.37 Ethernet Transmit Late Collision Counter (86H)

| Bit | Name     | Default   | Description                                                                                                                                                                                                                               |
|-----|----------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-0 | LCOL_CTR | PHS0,RW/C | Ethernet TX Packet Late Collision Count<br>This counter is increased when there has been late collision in Ethernet transmit packet. This counter can be cleared by read if register 5 is "0" or by write to this register with any data. |

#### 4.38 RX Header Control/Status Register (91H)

| Bit | Name              | Default | Description                                                                                                                                             |
|-----|-------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7   | RX header<br>MODE | PT,RW   | RX header mode<br>0: 3-byte RX header : RX_status, byte_ctr_low, byte_ctr_high<br>1: 4-byte RX header : RX_flag, RX_status, byte_ctr_low, byte_ctr_high |
| 6~1 | RESERVED          | P,RO    | Reserved                                                                                                                                                |
| 1:0 | RESERVED          | P0,RW   | Reserved                                                                                                                                                |

#### 4.39 USB Squelch Control (95H)

| Bit | Name     | Default | Description                                                                                                                                                           |
|-----|----------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7~2 | RESERVED | P0,RO   | Reserved                                                                                                                                                              |
| 2~0 | SQUELCH  | P101,RW | Reference voltage for USB squelch circuit<br>000 for Reference voltage = 27.5mV<br>100 for Reference voltage = 137.5mV (default)<br>111 for Reference voltage = 220mV |

#### 4.40 USB Address (96H)

| Bit | Name    | Default | Description |
|-----|---------|---------|-------------|
| 7~0 | USB_ADR | P0,RO   | USB Address |

#### 4.41 USB Device Address Register (F0H)

| Bit | Name     | Default | Description        |
|-----|----------|---------|--------------------|
| 7   | RESERVED | 0,RO    | Reserved           |
| 6:0 | USBFA    | 0,RO    | USB device address |

#### 4.42 Receive Packet Counter Register (F1H)

| Bit | Name | Default | Description                                |
|-----|------|---------|--------------------------------------------|
| 7:0 | RXC  | 0,RO    | RXC is the packet counter received in SRAM |

#### 4.43 Transmit Packet Counter/USB Status Register (F2H)

| Bit | Name     | Default | Description                                          |
|-----|----------|---------|------------------------------------------------------|
| 7   | RXFAULT  | 0,RC    | Indicate RX has unexpected condition                 |
| 6   | SUSFLAG  | 0,RC    | Indicate device has suspend condition                |
| 5   | EP1RDY   | 0,RO    | Indicate there are data ready for read from EP1 pipe |
| 4   | RESERVED | 0,RO    | Reserved                                             |
| 3   | BOFAULT  | 0,RO    | Indicate Bulk Out has unexpected condition           |
| 2   | TXC2     | 0,RO    | Represent there is full in transmit buffer           |
| 1   | TXC1     | 0,RO    | Represent there is almost full in transmit buffer    |
| 0   | TXC0     | 0,RO    | Represent there have packets in transmit buffer.     |

#### 4.44 USB Control Register (F4H)

| Bit | Name     | Default | Description                                                                                                   |
|-----|----------|---------|---------------------------------------------------------------------------------------------------------------|
| 7:6 | Reserved | 0,RW    | Reserved                                                                                                      |
| 5   | EP3ACK   | 0,RW    | When set and EP3_NAK=0, EP3 will always return 8-byte data to host per interrupt-interval                     |
| 4   | EP3NAK   | 0,RW    | When set, EP3 will always return NAK.                                                                         |
| 3:1 | Reserved | 0,RW    | Reserved                                                                                                      |
| 0   | MEMTST   | 0,RW    | Before any memory-command, this bit must be set to 1. When in MEM_TST, TX/RX fifo controller will be flushed. |

## 5. EEPROM Format:

| name                 | Word | offset | description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|----------------------|------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MAC address          | 0    | 0~5    | 6 byte ethernet address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Auto Load Control    | 3    | 6-7    | Bit 1:0=01: Update vendor ID and product ID<br>Bit 5:2 reserved<br>Bit 7:6=01: Accept setting of WORD7[3:0]<br>Bit 9:8=01: Accept setting of WORD7[6:4]<br>Bit 11:10=01: Accept setting of WORD7[7]<br>Bit 13:12=01: Accept setting of WORD7[8]<br>Bit 15:14=01: Accept setting of WORD11                                                                                                                                                                                                                                                                                                                                                          |
| Vendor ID            | 4    | 8-9    | 2 byte vendor ID (Default: 0A46h)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Product ID           | 5    | 10-11  | 2 byte product ID (Default: 9620h)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Reserved             | 6    | 12-13  | reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Wake-UP mode control | 7    | 14-15  | Bit0: WOL active low when set (default: active high)<br>Bit1: WOL is pulse mode (default: level mode)<br>Bit2: magic wakeup event enabled when set. (default: no)<br>Bit3: link_change wakeup event enabled when set (default: no)<br>Bit4: magic wakeup event enabled if USB in suspend state (default: yes)<br>Bit5: link_change wakeup event enabled if USB in suspend state (default: yes)<br>Bit6: sample frame wakeup event enabled if USB in suspend state (default: yes)<br>Bit7: reserved<br>Bit8: internal PHY is enabled after power-on (default: no)<br>Bit13:9: reserved<br>Bit14: 1:AUTO-MDIX ON, 0:AUTO-MDIX OFF<br>Bit15: reserved |
| String1 address      | 8    | 16     | Vendor describe string from EEPROM start address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| String1 length       | 8    | 17     | Vendor describe string length (Note: maximum value is 61)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| String2 address      | 9    | 18     | Product describe string from EEPROM start address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| String2 length       | 9    | 19     | Product describe string length (Note: maximum value is 61)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| String3 address      | 10   | 20     | Product describe string from EEPROM start address                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| String3 length       | 10   | 21     | Product describe string length (Note: maximum value is 61)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| USB control          | 11   | 22-23  | Bit7: 0: USB maximum power. Unit is 2ma.<br>Bit15:8: USB class code                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |

## 6. MII Register Description

| ADD | Name                | 15           | 14          | 13           | 12            | 11          | 10        | 9              | 8              | 7            | 6             | 5              | 4                                    | 3                         | 2            | 1             | 0                |  |
|-----|---------------------|--------------|-------------|--------------|---------------|-------------|-----------|----------------|----------------|--------------|---------------|----------------|--------------------------------------|---------------------------|--------------|---------------|------------------|--|
| 00H | CONTR OL            | Reset        | Loop back   | Speed select | Auto-N Enable | Power Down  | Isolate   | Restart Auto-N | Full Duplex    | Coll. Test   | Reserved      |                |                                      |                           |              |               |                  |  |
|     |                     | 0            | 0           | 1            | 1             | 0           | 0         | 0              | 1              | 0            | 000_0000      |                |                                      |                           |              |               |                  |  |
| 01H | STATUS              | T4 Cap.      | TX FDX Cap. | TX HDX Cap.  | 10 FDX Cap.   | 10 HDX Cap. | Reserved  |                |                |              | Pream. Supr.  | Auto-N Compl.  | Remote Fault                         | Auto-N Cap.               | Link Status  | Jabber Detect | Extd Cap.        |  |
|     |                     | 0            | 1           | 1            | 1             | 1           | 0000      |                |                |              | 1             | 0              | 0                                    | 1                         | 0            | 0             | 1                |  |
| 02H | PHYID1              | 0            | 0           | 0            | 0             | 0           | 0         | 0              | 1              | 1            | 0             | 0              | 0                                    | 0                         | 0            | 0             | 1                |  |
| 03H | PHYID2              | 1            | 0           | 1            | 1             | 1           | 0         | Model No.      |                |              |               |                | Version No.                          |                           |              |               |                  |  |
|     |                     |              |             |              |               |             |           | 01011          |                |              |               |                | 0000                                 |                           |              |               |                  |  |
| 04H | Auto-Neg. Advertise | Next Page    | FLP Rcv Ack | Remote Fault | Reserved      |             | FC Adv    | T4 Adv         | TX FDX Adv     | TX HDX Adv   | 10 FDX Adv    | 10 HDX Adv     | Advertised Protocol Selector Field   |                           |              |               |                  |  |
| 05H | Link Part. Ability  | LP Next Page | LP Ack      | LP RF        | Reserved      |             | LP FC     | LP T4          | LP TX FDX      | LP TX HDX    | LP 10 FDX     | LP 10 HDX      | Link Partner Protocol Selector Field |                           |              |               |                  |  |
| 06H | Auto-Neg. Expansion | Reserved     |             |              |               |             |           |                |                |              |               |                | Pardet Fault                         | LP Next Pg Able           | Next Pg Able | New Pg Rcv    | LP AutoN Cap.    |  |
| 10H | Specified Config.   | BP 4B5B      | BP SCR      | BP ALIGN     | BP_ADAP OK    | Reserve dr  | TX        | Reserve d      | Reserve d      | Force 100LNK | Reserve d     | Reserve d      | RPDCTR -EN                           | Reset St. Mch             | Pream. Supr. | Sleep mode    | Reserved         |  |
| 11H | Specified Conf/Stat | 100 FDX      | 100 HDX     | 10 FDX       | 10 HDX        | Reserve d   | Reverse d | Reverse d      | PHY ADDR [4:0] |              |               |                |                                      | Auto-N. Monitor Bit [3:0] |              |               |                  |  |
| 12H | 10T Conf/Stat       | Rsvd         | LP Enable   | HBE Enable   | SQUE Enable   | JAB Enable  | Reserve d | Reserved       |                |              |               |                |                                      |                           |              |               | Polarity Reverse |  |
| 13H | PWDOR               | Reserved     |             |              |               |             |           |                | PD10DRV        | PD10OI       | PDchip        | PDcm           | PDaeq                                | PDdrv                     | PDedi        | PDedo         | PD10             |  |
| 14H | Specified config    | TSTSE1       | TSTSE 2     | FORCE_TXSD   | FORCE_FEF     | PREA_MBLEX  | TX10M_PWR | NWAY_PWR       | Reserved       | MDIX_C NTL   | AutoNeg_dlpbk | Mdix_fix Value | Mdix_dwn                             | MonSel1                   | MonSel0      | Reserve d     | PD_valu e        |  |
| 1BH | DSP_CTL             | DSP Control  |             |              |               |             |           |                |                |              |               |                |                                      |                           |              |               |                  |  |
| 1DH | PSCR                | Reversed     |             |              |               | PREA_MBLEX  | AMPLITUDE | TX_PWR         | Reversed       |              |               |                |                                      |                           |              |               |                  |  |

### Key to Default

In the register description that follows, the default column takes the form:  
<Reset Value>, <Access Type> / <Attribute(s)>

Where :

<Reset Value>:

- 1 Bit set to logic one
- 0 Bit set to logic zero
- X No default value
- (PIN#) Value latched in from pin # at reset

<Access Type>:

- RO = Read only
- RW = Read/Write

<Attribute (s)>:

- SC = Self clearing
- P = Value permanently set
- LL = Latching low
- LH = Latching high

**6.1 Basic Mode Control Register (BMCR) – 00H**

| Bit | Bit Name                 | Default  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----|--------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | Reset                    | 0, RW/SC | <b>Reset:</b><br>1=Software reset<br>0=Normal operation<br>This bit sets the status and controls the PHY registers to their default states. This bit, which is self-clearing, will keep returning a value of one until the reset process is completed                                                                                                                                                                                                                                           |
| 14  | Loopback                 | 0, RW    | <b>Loopback:</b><br>Loop-back control register<br>1 = Loop-back enabled<br>0 = Normal operation<br>When in 100Mbps operation mode, setting this bit may cause the descrambler to lose synchronization and produce a 1300ms "dead time" before any valid data appear at the MII receive outputs                                                                                                                                                                                                  |
| 13  | Speed selection          | 1, RW    | <b>Speed select:</b><br>1 = 100Mbps<br>0 = 10Mbps<br>Link speed may be selected either by this bit or by auto-negotiation. When auto-negotiation is enabled and bit 12 is set, this bit will return auto-negotiation selected media type.                                                                                                                                                                                                                                                       |
| 12  | Auto-negotiation enable  | 1, RW    | <b>Auto-negotiation enable:</b><br>1 = Auto-negotiation is enabled, bit 8 and 13 will be in auto-negotiation status                                                                                                                                                                                                                                                                                                                                                                             |
| 11  | Power down               | 0, RW    | <b>Power Down:</b><br>While in the power-down state, the PHY should respond to management transactions. During the transition to power-down state and while in the power-down state, the PHY should not generate spurious signals on the MII.<br>1=Power down<br>0=Normal operation                                                                                                                                                                                                             |
| 10  | Isolate                  | 0, RW    | <b>Isolate:</b><br>1 = Isolates the PHY from the MII with the exception of the serial management. (When this bit is asserted, the PHY does not respond to the TXD[0:3], TX_EN, and TX_ER inputs, and it shall present a high impedance on its TX_CLK, RX_CLK, RX_DV, RX_ER, RX[0:3], COL and CRS outputs. When PHY is isolated from the MII it shall respond to the management transactions)<br>0 = Normal operation                                                                            |
| 9   | Restart auto-negotiation | 0, RW/SC | <b>Restart auto-negotiation:</b><br>1 = Restart auto-negotiation. Re-initiates the auto-negotiation process. When auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it should be cleared. This bit is self-clearing and it will keep returning a value of 1 until auto-negotiation is initiated by the PHY. The operation of the auto-negotiation process will not be affected by the management entity that clears this bit<br>0 = Normal operation |

|     |                |      |                                                                                                                                                                                                                                                                                   |
|-----|----------------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 8   | Duplex mode    | 1,RW | <b>Duplex mode:</b><br>1 = Full duplex operation. Duplex selection is allowed when Auto-negotiation is disabled (bit 12 of this register is cleared). With auto-negotiation enabled, this bit reflects the duplex capability selected by auto-negotiation<br>0 = Normal operation |
| 7   | Collision test | 0,RW | <b>Collision test:</b><br>1 = Collision test enabled. When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN<br>0 = Normal operation                                                                                                   |
| 6-0 | RESERVED       | 0,RO | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                                                                                                                    |

## 6.2 Basic Mode Status Register (BMSR) – 01H

| Bit  | Bit Name                  | Default | Description                                                                                                                                                                                                                                                                                           |
|------|---------------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | 100BASE-T4                | 0,RO/P  | <b>100BASE-T4 capable:</b><br>1 = Able to perform in 100BASE-T4 mode<br>0 = Not able to perform in 100BASE-T4 mode                                                                                                                                                                                    |
| 14   | 100BASE-TX full duplex    | 1,RO/P  | <b>100BASE-TX full duplex capable:</b><br>1 = Able to perform 100BASE-TX in full duplex mode<br>0 = Not able to perform 100BASE-TX in full duplex mode                                                                                                                                                |
| 13   | 100BASE-TX half duplex    | 1,RO/P  | <b>100BASE-TX half duplex capable:</b><br>1 = Able to perform 100BASE-TX in half duplex mode<br>0 = Not able to perform 100BASE-TX in half duplex mode                                                                                                                                                |
| 12   | 10BASE-T full duplex      | 1,RO/P  | <b>10BASE-T full duplex capable:</b><br>1 = Able to perform 10BASE-T in full duplex mode<br>0 = Not able to perform 10BASE-TX in full duplex mode                                                                                                                                                     |
| 11   | 10BASE-T half duplex      | 1,RO/P  | <b>10BASE-T half duplex capable:</b><br>1 = Able to perform 10BASE-T in half duplex mode<br>0 = Not able to perform 10BASE-T in half duplex mode                                                                                                                                                      |
| 10-7 | RESERVED                  | 0,RO    | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                                                                                                                                        |
| 6    | MF preamble suppression   | 0,RO    | <b>MI frame preamble suppression:</b><br>1 = PHY will accept management frames with preamble suppressed<br>0 = PHY will not accept management frames with preamble suppressed                                                                                                                         |
| 5    | Auto-negotiation Complete | 0,RO    | <b>Auto-negotiation complete:</b><br>1 = Auto-negotiation process completed<br>0 = Auto-negotiation process not completed                                                                                                                                                                             |
| 4    | Remote fault              | 0,RO/LH | <b>Remote fault:</b><br>1 = Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is PHY implementation specific. This bit will set after the RF bit in the ANLPAR (bit 13, register address 05) is set<br>0 = No remote fault condition detected |
| 3    | Auto-negotiation ability  | 1,RO/P  | <b>Auto configuration ability:</b><br>1 = Able to perform auto-negotiation<br>0 = Not able to perform auto-negotiation                                                                                                                                                                                |
| 2    | Link status               | 0,RO/LL | <b>Link status:</b><br>1 = Valid link is established (for either 10Mbps or 100Mbps operation)                                                                                                                                                                                                         |





## DM9620

USB2.0 to Fast Ethernet Controller

|   |                     |         |                                                                                                                                                                                                                                                                                                    |
|---|---------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|   |                     |         | 0 = Link is not established<br>The link status bit is implemented with a latching function, so that the occurrence of a link failure condition causes the link status bit to be cleared and remain cleared until it is read via the management interface                                           |
| 1 | Jabber detect       | 0,RO/LH | <b>Jabber detect:</b><br>1 = Jabber condition detected<br>0 = No jabber<br>This bit is implemented with a latching function. Jabber conditions will set this bit unless it is cleared by a read to this register through a management interface or a PHY reset. This bit works only in 10Mbps mode |
| 0 | Extended capability | 1,RO/P  | <b>Extended capability:</b><br>1 = Extended register capable<br>0 = Basic register capable only                                                                                                                                                                                                    |

### 6.3 PHY ID Identifier Register #1 (PHYID1) – 02H

The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM9620. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

| Bit  | Bit Name | Default | Description                                                                                                                                                                                                                                     |
|------|----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15.0 | OUI_MSB  | <0181h> | <b>OUI most significant bits:</b><br>This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bit 1 and 2) |

### 6.4 PHY Identifier Register #2 (PHYID2) – 03H

| Bit   | Bit Name | Default           | Description                                                                                                                     |
|-------|----------|-------------------|---------------------------------------------------------------------------------------------------------------------------------|
| 15-10 | OUI_LSB  | <101110>,<br>RO/P | <b>OUI least significant bits:</b><br>Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this register respectively |
| 9-4   | VNDR_MDL | <001011>,<br>RO/P | <b>Vendor model number:</b><br>Six bits of vendor model number mapped to bit 9 to 4 (most significant bit to bit 9)             |
| 3-0   | MDL_REV  | <0000>,<br>RO/P   | <b>Model revision number:</b><br>Four bits of vendor model revision number mapped to bit 3 to 0 (most significant bit to bit 3) |

### 6.5 Auto-negotiation Advertisement Register(ANAR) – 04H

This register contains the advertised abilities of this DM9620 device as they will be transmitted to its link partner during Auto-negotiation.

| Bit | Bit Name | Default | Description                                                                                                                                            |
|-----|----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | NP       | 0,RO/P  | <b>Next page indication:</b><br>0 = No next page available<br>1 = Next page available<br>The PHY has no next page, so this bit is permanently set to 0 |
| 14  | ACK      | 0,RO    | <b>Acknowledge:</b><br>1 = Link partner ability data reception acknowledged                                                                            |

|       |          |             |                                                                                                                                                                                                                                                           |
|-------|----------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|       |          |             | 0 = Not acknowledged<br>The PHY's auto-negotiation state machine will automatically control this bit in the outgoing FLP bursts and set it at the appropriate time during the auto-negotiation process. Software should not attempt to write to this bit. |
| 13    | RF       | 0, RW       | <b>Remote fault:</b><br>1 = Local device senses a fault condition<br>0 = No fault detected                                                                                                                                                                |
| 12-11 | RESERVED | X, RW       | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                                                                                            |
| 10    | FCS      | 0, RW       | <b>Flow control support:</b><br>1 = Controller chip supports flow control ability<br>0 = Controller chip doesn't support flow control ability                                                                                                             |
| 9     | T4       | 0, RO/P     | <b>100BASE-T4 support:</b><br>1 = 100BASE-T4 is supported by the local device<br>0 = 100BASE-T4 is not supported<br>The PHY does not support 100BASE-T4 so this bit is permanently set to 0                                                               |
| 8     | TX_FDX   | 1, RW       | <b>100BASE-TX full duplex support:</b><br>1 = 100BASE-TX full duplex is supported by the local device<br>0 = 100BASE-TX full duplex is not supported                                                                                                      |
| 7     | TX_HDX   | 1, RW       | <b>100BASE-TX support:</b><br>1 = 100BASE-TX is supported by the local device<br>0 = 100BASE-TX is not supported                                                                                                                                          |
| 6     | 10_FDX   | 1, RW       | <b>10BASE-T full duplex support:</b><br>1 = 10BASE-T full duplex is supported by the local device<br>0 = 10BASE-T full duplex is not supported                                                                                                            |
| 5     | 10_HDX   | 1, RW       | <b>10BASE-T support:</b><br>1 = 10BASE-T is supported by the local device<br>0 = 10BASE-T is not supported                                                                                                                                                |
| 4-0   | Selector | <00001>, RW | <b>Protocol selection bits:</b><br>These bits contain the binary encoded protocol selector supported by this node.<br><00001> indicates that this device supports IEEE 802.3 CSMA/CD.                                                                     |

#### 6.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05H

This register contains the advertised abilities of the link partner when received during Auto-negotiation.

| Bit | Bit Name | Default | Description                                                                                                                                                                                                                                                         |
|-----|----------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | NP       | 0, RO   | <b>Next page indication:</b><br>0 = Link partner, no next page available<br>1 = Link partner, next page available                                                                                                                                                   |
| 14  | ACK      | 0, RO   | <b>Acknowledge:</b><br>1 = Link partner ability data reception acknowledged<br>0 = Not acknowledged<br>The PHY's auto-negotiation state machine will automatically control this bit from the incoming FLP bursts. Software should not attempt to write to this bit. |
| 13  | RF       | 0, RO   | <b>Remote Fault:</b><br>1 = Remote fault indicated by link partner<br>0 = No remote fault indicated by link partner                                                                                                                                                 |

|       |          |             |                                                                                                                                                                               |
|-------|----------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 12-11 | RESERVED | X, RO       | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                |
| 10    | FCS      | 0, RW       | <b>Flow control support:</b><br>1 = Controller chip supports flow control ability by link partner<br>0 = Controller chip doesn't support flow control ability by link partner |
| 9     | T4       | 0, RO       | <b>100BASE-T4 support:</b><br>1 = 100BASE-T4 is supported by the link partner<br>0 = 100BASE-T4 is not supported by the link partner                                          |
| 8     | TX_FDX   | 0, RO       | <b>100BASE-TX full duplex support:</b><br>1 = 100BASE-TX full duplex is supported by the link partner<br>0 = 100BASE-TX full duplex is not supported by the link partner      |
| 7     | TX_HDX   | 0, RO       | <b>100BASE-TX support:</b><br>1 = 100BASE-TX half duplex is supported by the link partner<br>0 = 100BASE-TX half duplex is not supported by the link partner                  |
| 6     | 10_FDX   | 0, RO       | <b>10BASE-T full duplex support:</b><br>1 = 10BASE-T full duplex is supported by the link partner<br>0 = 10BASE-T full duplex is not supported by the link partner            |
| 5     | 10_HDX   | 0, RO       | <b>10BASE-T support:</b><br>1 = 10BASE-T half duplex is supported by the link partner<br>0 = 10BASE-T half duplex is not supported by the link partner                        |
| 4-0   | Selector | <00000>, RO | <b>Protocol selection bits:</b><br>Link partner's binary encoded protocol selector                                                                                            |

#### 6.7 Auto-negotiation Expansion Register (ANER)- 06H

| Bit  | Bit Name   | Default  | Description                                                                                                                                                                 |
|------|------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-5 | RESERVED   | X, RO    | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                              |
| 4    | PDF        | 0, RO/LH | <b>Local device parallel detection fault:</b><br>PDF = 1 : A fault detected via parallel detection function.<br>PDF = 0 : No fault detected via parallel detection function |
| 3    | LP_NP_ABLE | 0, RO    | <b>Link partner next page able:</b><br>LP_NP_ABLE = 1 : Link partner, next page available<br>LP_NP_ABLE = 0 : Link partner, no next page                                    |
| 2    | NP_ABLE    | 0,RO/P   | <b>Local device next page able:</b><br>NP_ABLE = 1 : next page available<br>NP_ABLE = 0 : no next page                                                                      |
| 1    | PAGE_RX    | 0, RO/LH | <b>New page received:</b><br>A new link code word page received. This bit will be automatically cleared when the register (register 6) is read by management.               |
| 0    | LP_AN_ABLE | 0, RO    | <b>Link partner auto-negotiation able:</b><br>A "1" in this bit indicates that the link partner supports Auto-negotiation.                                                  |

#### 6.8 DAVICOM Specified Configuration Register (DSCR) – 10H

| Bit | Bit Name | Default | Description                                                                                                                                  |
|-----|----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | BP_4B5B  | 0, RW   | <b>Bypass 4B5B encoding and 5B4B decoding :</b><br>1 = 4B5B encoder and 5B4B decoder function bypassed<br>0 = Normal 4B5B and 5B4B operation |
| 14  | BP_SCR   | 0, RW   | <b>Bypass scrambler/descrambler function :</b>                                                                                               |

|    |            |       |                                                                                                                                                                                                                                                                                                                    |
|----|------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    |            |       | 1 = Scrambler and descrambler function bypassed<br>0 = Normal scrambler and descrambler operation                                                                                                                                                                                                                  |
| 13 | BP_ALIGN   | 0, RW | <b>Bypass symbol alignment function:</b><br>1 = Receive functions (descrambler, symbol alignment and symbol decoding functions) bypassed. Transmit functions (symbol encoder and scrambler) bypassed<br>0 = Normal operation                                                                                       |
| 12 | BP_ADPOK   | 0, RW | <b>BYPASS ADPOK :</b><br>Force signal detector (SD) active. This register is for debug only, not release to customer.<br>1=Force SD is OK,<br>0=Normal operation                                                                                                                                                   |
| 11 | RESERVED   | 0, RO | <b>Reserved:</b><br>Write as 0, ignore on read.                                                                                                                                                                                                                                                                    |
| 10 | TX         | 1, RW | <b>100BASE-TX or FX mode control:</b><br>1 = 100BASE-TX operation<br>0 = 100BASE-FX operation                                                                                                                                                                                                                      |
| 9  | RESERVED   | 0, RO | <b>Reserved</b>                                                                                                                                                                                                                                                                                                    |
| 8  | RESERVED   | 0, RO | <b>Reserved:</b><br>Write as 0, ignore on read.                                                                                                                                                                                                                                                                    |
| 7  | F_LINK_100 | 0, RW | <b>Force good link in 100Mbps:</b><br>0 = Normal 100Mbps operation<br>1 = Force 100Mbps good link status<br>This bit is useful for diagnostic purposes.                                                                                                                                                            |
| 6  | RESERVED   | 0, RO | <b>Reserved:</b><br>Write as 0, ignore on read.                                                                                                                                                                                                                                                                    |
| 5  | RESERVED   | 0, RO | <b>Reserved:</b><br>Write as 0, ignore on read.                                                                                                                                                                                                                                                                    |
| 4  | RPDCTR-EN  | 1, RW | <b>Reduced power down control enable:</b><br>This bit is used to enable automatic reduced power down.<br>0 : Disable automatic reduced power down.<br>1 : Enable automatic reduced power down.                                                                                                                     |
| 3  | SMRST      | 0, RW | <b>Reset state machine:</b><br>When writes 1 to this bit, all state machines of PHY will be reset. This bit is self-clear after reset is completed.                                                                                                                                                                |
| 2  | MFPSC      | 1, RW | <b>MF preamble suppression control:</b><br>MII frame preamble suppression control bit<br>1 = MF preamble suppression bit on<br>0 = MF preamble suppression bit off                                                                                                                                                 |
| 1  | SLEEP      | 0, RW | <b>Sleep mode:</b><br>Writing a 1 to this bit will cause PHY entering the Sleep mode and power down all circuit except oscillator and clock generator circuit. When waking up from Sleep mode (write this bit to 0), the configuration will go back to the state before sleep; but the state machine will be reset |
| 0  | Reserved   | 0, RW | Reserved<br>Force to 0 in application.                                                                                                                                                                                                                                                                             |

### 6.9 DAVICOM Specified Configuration and Status Register (DCSR) – 11H

| Bit  | Bit Name    | Default         | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
|------|-------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|----|----|----|--|---|---|---|---|---------------|---|---|---|---|---------------|---|---|---|---|-------------------|---|---|---|---|------------------------|---|---|---|---|-------------------|---|---|---|---|------------------------|---|---|---|---|------------------------------------|---|---|---|---|-----------------------------------------|---|---|---|---|-----------------------------------------|
| 15   | 100FDX      | 1, RO           | <b>100M full duplex operation mode:</b><br>After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100M full duplex mode. The software can read bit[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 14   | 100HDX      | 1, RO           | <b>100M half duplex operation mode:</b><br>After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 100M half duplex mode. The software can read bit[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 13   | 10FDX       | 1, RO           | <b>10M full duplex operation mode:</b><br>After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10M Full Duplex mode. The software can read bit[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 12   | 10HDX       | 1, RO           | <b>10M half duplex operation mode:</b><br>After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it means the operation 1 mode is a 10M half duplex mode. The software can read bit[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when it is not in the auto-negotiation mode.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 11-9 | RESERVED    | 0, RO           | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 8-4  | PHYADR[4:0] | (PHYADR),<br>RW | <b>PHY address Bit 4:0:</b><br>The first PHY address bit transmitted or received is the MSB of the address (bit 4). A station management entity connected to multiple PHY entities must know the appropriate address of each PHY.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 3-0  | ANMB[3:0]   | 0, RO           | <b>Auto-negotiation monitor bits:</b><br>These bits are for debug only. The auto-negotiation status will be written to these bits. <table><tr><td>B3</td><td>b2</td><td>b1</td><td>b0</td><td></td></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>In IDLE state</td></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Ability match</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>Acknowledge match</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>Acknowledge match fail</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>Consistency match</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>Consistency match fail</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>Parallel detects signal_link_ready</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>Parallel detects signal_link_ready fail</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>Auto-negotiation completed successfully</td></tr></table> | B3                                      | b2 | b1 | b0 |  | 0 | 0 | 0 | 0 | In IDLE state | 0 | 0 | 0 | 1 | Ability match | 0 | 0 | 1 | 0 | Acknowledge match | 0 | 0 | 1 | 1 | Acknowledge match fail | 0 | 1 | 0 | 0 | Consistency match | 0 | 1 | 0 | 1 | Consistency match fail | 0 | 1 | 1 | 0 | Parallel detects signal_link_ready | 0 | 1 | 1 | 1 | Parallel detects signal_link_ready fail | 1 | 0 | 0 | 0 | Auto-negotiation completed successfully |
| B3   | b2          | b1              | b0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                         |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 0           | 0               | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | In IDLE state                           |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 0           | 0               | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Ability match                           |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 0           | 1               | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Acknowledge match                       |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 0           | 1               | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Acknowledge match fail                  |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 1           | 0               | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Consistency match                       |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 1           | 0               | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Consistency match fail                  |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 1           | 1               | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Parallel detects signal_link_ready      |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 0    | 1           | 1               | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Parallel detects signal_link_ready fail |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |
| 1    | 0           | 0               | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Auto-negotiation completed successfully |    |    |    |  |   |   |   |   |               |   |   |   |   |               |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                   |   |   |   |   |                        |   |   |   |   |                                    |   |   |   |   |                                         |   |   |   |   |                                         |

#### 6.10 10BASE-T Configuration/Status (10BTCSR) – 12H

| Bit  | Bit Name | Default | Description                                                                                                                                                                                                                                        |
|------|----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15   | RESERVED | 0, RO   | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                                                                                     |
| 14   | LP_EN    | 1, RW   | <b>Link pulse enable:</b><br>1 = Transmission of link pulses enabled<br>0 = Link pulses disabled, good link condition forced<br>This bit is valid only in 10Mbps operation.                                                                        |
| 13   | HBE      | 1, RW   | <b>Heartbeat enable:</b><br>1 = Heartbeat function enabled<br>0 = Heartbeat function disabled<br>When the PHY is configured for full duplex operation, this bit will be ignored (the collision/heartbeat function is invalid in full duplex mode). |
| 12   | SQUELCH  | 1, RW   | <b>Squelch enable :</b><br>1 = normal squelch<br>0 = low squelch                                                                                                                                                                                   |
| 11   | JABEN    | 1, RW   | <b>Jabber Enable:</b><br>Enables or disables the Jabber function when the PHY is in 10BASE-T full duplex or 10BASE-T transceiver loopback mode<br>1 = Jabber function enabled<br>0 = Jabber function disabled                                      |
| 10-1 | RESERVED | 0, RO   | <b>Reserved:</b><br>Write as 0, ignore on read                                                                                                                                                                                                     |
| 0    | POLR     | 0, RO   | <b>Polarity reversed:</b><br>When this bit is set to 1, it indicates that the 10Mbps cable polarity is reversed. This bit is set and cleared by 10BASE-T module automatically.                                                                     |

#### 6.11 Power down Control Register (PWDOR) – 13H

| Bit | Bit Name | Default | Description                    |
|-----|----------|---------|--------------------------------|
| 15  | Reserved | 0, RO   | Reserved                       |
| -9  |          |         | Read as 0, ignore on write     |
| 8   | PD10DRV  | 0, RW   | Vendor power down control test |
| 7   | PD100DL  | 0, RW   | Vendor power down control test |
| 6   | PDchip   | 0, RW   | Vendor power down control test |
| 5   | PDcom    | 0, RW   | Vendor power down control test |
| 4   | PDaeq    | 0, RW   | Vendor power down control test |
| 3   | PDdrv    | 0, RW   | Vendor power down control test |
| 2   | PDedi    | 0, RW   | Vendor power down control test |
| 1   | PDedo    | 0, RW   | Vendor power down control test |
| 0   | PD10     | 0, RW   | Vendor power down control test |

\* When selected, the power down value is control by Register 20.0

### 6.12 (Specified config) Register – 14H

| Bit | Bit Name       | Default     | Description                                                                                                                                                                                                                                                           |
|-----|----------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15  | TSTSE1         | 0,RW        | Vendor test select control                                                                                                                                                                                                                                            |
| 14  | TSTSE2         | 0,RW        | Vendor test select control                                                                                                                                                                                                                                            |
| 13  | FORCE_TXSD     | 0,RW        | Force Signal Detect<br>1: force SD signal OK in 100M<br>0: normal SD signal.                                                                                                                                                                                          |
| 12  | FORCE_FEF      | 0,RW        | Vendor test select control                                                                                                                                                                                                                                            |
| 11  | PREAMBLEX      | 1,RW        | Preamble Saving Control<br>0: when bit 10 is set, the 10BASE-T transmit preamble count is reduced. When bit 11 of register 1DH is set, 12-bit preamble is reduced; otherwise 22-bit preamble is reduced.<br>1: transmit preamble bit count is normal in 10BASE-T mode |
| 10  | TX10M_PWR      | 1,RW        | 10BASE-T mode Transmit Power Saving Control<br>1: enable transmit power saving in 10BASE-T mode<br>0: disable transmit power saving in 10BASE-T mode                                                                                                                  |
| 9   | NWAY_PWR       | 0,RW        | Auto-negotiation Power Saving Control<br>1: disable power saving during auto-negotiation period<br>0: enable power saving during auto-negotiation period                                                                                                              |
| 8   | Reserved       | 0, RW       | Reserved                                                                                                                                                                                                                                                              |
| 7   | MDIX_CNTL      | MDI/MDIX,RO | The polarity of MDI/MDIX value<br>1: MDIX mode<br>0: MDI mode                                                                                                                                                                                                         |
| 6   | AutoNeg_lpbk   | 0,RW        | Auto-negotiation Loop-back<br>1: test internal digital auto-negotiation Loop-back<br>0: normal.                                                                                                                                                                       |
| 5   | Mdix_fix Value | 0, RW       | MDIX_CNTL force value:<br>When Mdix_down = 1, MDIX_CNTL value depend on the register value.                                                                                                                                                                           |
| 4   | Mdix_down      | 0,RW        | HP Auto-MDIX Down<br>Manual force MDI/MDIX.<br>1: Disable HP Auto-MDIX , MDIX_CNTL value depend on Bit5<br>0: Enable HP Auto-MDIX                                                                                                                                     |
| 3   | MonSel1        | 0,RW        | Vendor monitor select                                                                                                                                                                                                                                                 |
| 2   | MonSel0        | 0,RW        | Vendor monitor select                                                                                                                                                                                                                                                 |
| 1   | Reserved       | 0,RW        | Reserved                                                                                                                                                                                                                                                              |



## DM9620

USB2.0 to Fast Ethernet Controller

|   |          |      |                                                                                                         |
|---|----------|------|---------------------------------------------------------------------------------------------------------|
|   |          |      | Force to 0, in application.                                                                             |
| 0 | PD_value | 0,RW | Power down control value<br>Decision the value of each field Register 19.<br>1: power down<br>0: normal |

### 6.13 DSP Control (DSP\_CTRL) – 1BH

| Bit  | Bit Name | Default | Description                              |
|------|----------|---------|------------------------------------------|
| 15~0 | DSP_CTRL | 0, RW   | DSP CONTROL<br>For internal testing only |

### 6.14 Power Saving Control Register (PSCR) – 1DH

| Bit   | Bit Name  | Default | Description                                                                                                                                                                                                 |
|-------|-----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-12 | RESERVED  | 0,RO    | RESERVED                                                                                                                                                                                                    |
| 11    | PREAMBLEX | 0,RW    | Preamble Saving Control<br>when both bit 10and 11 of register 14H are set, the 10BASE-T transmit preamble count is reduced.<br>1: 12-bit preamble is reduced.<br>0: 22-bit preamble is reduced.             |
| 10    | AMPLITUDE | 0,RW    | Transmit Amplitude Control Disabled<br>1: when cable is unconnected with link partner, the TX amplitude is reduced for power saving.<br>0: disable Transmit amplitude reduce function                       |
| 9     | TX_PWR    | 0.RW    | Transmit Power Saving Control Disabled<br>1: when cable is unconnected with link partner, the driving current of transmit is reduced for power saving.<br>0: disable transmit driving power saving function |
| 8-0   | RESERVED  | 0,RO    | RESERVED                                                                                                                                                                                                    |



## 7. Functional description

### 7.1 USB Functional description

#### 7.1.1 USB Standard Command

##### 1. Supported Standard Command

| Setup Stage |                   |                       |           |         | Data Stage          |
|-------------|-------------------|-----------------------|-----------|---------|---------------------|
| BmReqType   | BRequest          | wValue                | wIndex    | wLength | Data                |
| 00000000B   | CLEAR_FEATURE     | Feature Selector      | Zero      | Zero    | None                |
| 00000001B   |                   |                       | Interface |         |                     |
| 00000010B   |                   |                       | Endpoint  |         |                     |
| 10000000B   | GET_CONFIGURATION | Zero                  | Zero      | One     | Configuration value |
| 10000000B   | GET_DESCRIPTOR    | Descriptor type/index | Zero/LID  | Length  | Descriptor          |
| 10000001B   | GET_INTERFACE     | Zero                  | Interface | One     | Alternate Interface |
| 10000000B   | GET_STATUS        | Zero                  | Zero      | Two     | Status              |
| 10000001B   |                   |                       | Interface |         |                     |
| 10000010B   |                   |                       | Endpoint  |         |                     |
| 00000000B   | SET_ADDRESS       | Device address        | Zero      | Zero    | None                |
| 00000000B   | SET_CONFIGURATION | Configuration value   | Zero      | Zero    | None                |
| 00000000B   | SET_DESCRIPTOR    | Descriptor type/index | Zero/LID  | Length  | Descriptor          |
| 00000000B   | SET_FEATURE       | Feature Selector      | Zero      | Zero    | None                |
| 00000001B   |                   |                       | Interface |         |                     |
| 00000010B   |                   |                       | Endpoint  |         |                     |
| 00000001B   | SET_INTERFACE     | Alternate setting     | Interface | Zero    | None                |
| 10000010B   | SYNCH_FRAME       | Zero                  | Endpoint  | Two     | Frame Number        |

## 2. Not Supported Standard Commands

- Clear\_Feature (Interface)
- Set\_Feature (Interface)
- Set\_Descriptor ( )
- Sync\_Frame ( )

### 7.1.2 Vendor commands

There are two types of vendor's command. We can access internal register maximum 64 bytes, and can access internal memory.

#### 7.1.2.1 Register Type

READ\_REGISTER( )

Setup Stage

| BmReqType | bReq   | WValue |        | WIndex         |        | wLength |        |
|-----------|--------|--------|--------|----------------|--------|---------|--------|
| Byte 0    | Byte 1 | Byte 2 | Byte 3 | Byte 4         | Byte 5 | Byte 6  | Byte 7 |
| C0H       | 00H    | 00H    | 00H    | RegOffset[7:0] | 00H    | BC[7:0] | 00H    |

WRITE\_REGISTER( )

Setup Stage

| BmReqType | bReq   | WValue |        | wIndex         |        | wLength |        |
|-----------|--------|--------|--------|----------------|--------|---------|--------|
| Byte 0    | Byte 1 | Byte 2 | Byte 3 | Byte 4         | Byte 5 | Byte 6  | Byte 7 |
| 40H       | 01H    | 00H    | 00H    | RegOffset[7:0] | 00H    | BC[7:0] | 00H    |

WRITE1\_REGISTER( )

Setup Stage

| BmReqType | bReq   | Wvalue    |        | wIndex         |        | wLength |        |
|-----------|--------|-----------|--------|----------------|--------|---------|--------|
| Byte 0    | Byte 1 | Byte 2    | Byte 3 | Byte 4         | Byte 5 | Byte 6  | Byte 7 |
| 40H       | 03H    | Data[7:0] | 00H    | RegOffset[7:0] | 00H    | 0000H   |        |

### 7.1.2.2 Memory Type

These kind of commands are valid when the bit "MEM\_MODE " is set, otherwise device will respond with request error when receiving these commands.

#### READ\_MEMORY( )

Setup Stage

| BmReqType | Breq   | Wvalue |        | Windex      |              | wLength |        |
|-----------|--------|--------|--------|-------------|--------------|---------|--------|
| Byte 0    | Byte 1 | Byte 2 | Byte 3 | Byte 4      | Byte 5       | Byte 6  | Byte 7 |
| C0H       | 02H    | 00H    | 00H    | MemOff[7:0] | MemOff[15:8] | BC[7:0] | 00H    |

#### WRITE\_MEMORY( )

Setup Stage

| BmReqType | BReq   | WValue |        | Windex      |              | wLength |        |
|-----------|--------|--------|--------|-------------|--------------|---------|--------|
| Byte 0    | Byte 1 | Byte 2 | Byte 3 | Byte 4      | Byte 5       | Byte 6  | Byte 7 |
| 40H       | 05H    | 00H    | 00H    | MemOff[7:0] | MemOff[15:8] | BC[7:0] | 00H    |

#### WRITE1\_MEMORY( )

Setup Stage

| BmReqType | Breq   | WValue    |        | Windex      |              | wLength |        |
|-----------|--------|-----------|--------|-------------|--------------|---------|--------|
| Byte 0    | Byte 1 | Byte 2    | Byte 3 | Byte 4      | Byte 5       | Byte 6  | Byte 7 |
| 40H       | 07H    | Data[7:0] | 00H    | MemOff[7:0] | MemOff[15:8] | 0000H   |        |

### 7.1.3 Interface 0 Configuration

Definition: len-byte is 64-byte in full speed mode and 256-byte in high speed mode.

#### 1. Endpoint 1

Type: Bulk In

Packet Padload: len-byte

When host accessing EP1.

If IN-FIFO is full, device will send len-byte data.

If IN-FIFO isn't full and Ethernet packet isn't end, device will send a NAK.

If IN-FIFO isn't full and Ethernet packet is end, device will send the surplus data in IN-FIFO.

#### Data Format

##### For 3-byte header mode

Fist byte : Ethernet Receive Packet Status, the bit format is same as register 6 (RSR)

Second byte : Ethernet Receive Packet byte count low

Third byte : Ethernet Receive Packet byte count high

The others : Ethernet Receive Packet Data

##### For 4-byte header mode (if pin TXD0 is pull-high)

Fist byte : Ethernet Receive Packet Checksum Status, the bit format is same as register 6 (RSR)

Second byte : Ethernet Receive Packet Status, the bit[7:2] format is same as register 32 (RCSCSR)

Third byte : Ethernet Receive Packet byte count low

Fourth byte : Ethernet Receive Packet byte count high

The others : Ethernet Receive Packet Data

#### 2. Endpoint 2

Type: Bulk Out

Packet Padload: len-byte

When host accessing EP2.

If OUT-FIFO isn't full, host sends data, device response ACK.

If OUT-FIFO is full, host sends data, device response NAK.

If host sends data less len-byte or zero byte, it means Ethernet packet end.

#### Data Format

First byte : Ethernet Transmit Packet byte count low

Second byte : Ethernet Transmit Packet byte count high

The others : Ethernet Transmit Packet data

#### 3. Endpoint 3

Type: Interrupt In

Packet Load: 8-byte

When host accessing EP3.

If no interrupt condition, device response NAK.

If interrupt condition, device will send content back to host.

#### Data Format

| Offset | Name | Description                        |
|--------|------|------------------------------------|
| Byte 0 | NSR  | Network status register            |
| Byte 1 | TSR1 | Reserved                           |
| Byte 2 | TSR2 | Reserved                           |
| Byte 3 | RSR  | RX status register                 |
| Byte 4 | ROCR | Received overflow counter register |
| Byte 5 | RXC  | Received packet counter            |
| Byte 6 | TXC  | Transmit packet counter            |
| Byte 7 | GPR  | Reserved                           |

#### 7.1.4 Descriptor Values

All descriptors are stored in it's default values..

#### Device Descriptor/18-Byte

| Offset | Field              | Size | Value | Description                                   |
|--------|--------------------|------|-------|-----------------------------------------------|
| 0      | bLength            | 1    | 12H   | Size of descriptor in bytes                   |
| 1      | bDescriptorType    | 1    | 01H   | DEVICE Descriptor Type                        |
| 2      | bcdUSB             | 2    | 0200H | USB BCD version                               |
| 4      | bDeviceClass       | 1    | 00H   | Class code, assign by USB                     |
|        |                    |      |       | Zero: No device level class                   |
|        |                    |      |       | 01H~FEH : Valid device class                  |
|        |                    |      |       | FFH : Vender-specific                         |
| 5      | bDeviceSubClass    | 1    | 00H   | SubClass code, assign by USB                  |
| 6      | bDeviceProtocol    | 1    | 00H   | Protocol code, assign by USB                  |
| 7      | bMaxPacketSize0    | 1    | 08H   | Maximum PL for EP0(8,16,32,64)                |
| 8      | idVender           | 2    | 0A46H | Vendor ID(0A46) (fm EEP)                      |
| 10     | idProduce          | 2    | 9620H | Product ID (fm EEP)                           |
| 12     | bcdDevice          | 2    | 0101H | Device release number                         |
| 14     | iManufacturer      | 1    | 01H   | Index of string descriptor for manufacturer   |
| 15     | iProduct           | 1    | 02H   | Index of string descriptor for product        |
| 16     | iSerialNumber      | 1    | 03H   | Index of string descriptors for serial number |
| 17     | bNumConfigurations | 1    | 01H   | Number of configurations                      |

### Configuration0 Descriptor/9-Byte

| Offset | Field               | Size | Value  | Description                                                                 |
|--------|---------------------|------|--------|-----------------------------------------------------------------------------|
| 0      | bLength             | 1    | 09H    | Size of descriptors                                                         |
| 1      | bDescriptorType     | 1    | 02H    | CONFIGURATION Descriptor Type                                               |
| 2      | wTotalLength        | 2    | 0027H  | Total descriptor length                                                     |
| 4      | bNumInterfaces      | 1    | 01H    | Number of interfaces                                                        |
| 5      | bConfigurationValue | 1    | 01H    | Value of this configuration                                                 |
| 6      | iConfiguration      | 1    | 00H    | Index of string descriptor for configuration                                |
| 7      | bmAttributes        | 1    | A(8)0H | Configuration characteristics                                               |
|        |                     |      |        | D7:Reserved (set to 1)                                                      |
|        |                     |      |        | D6: Self-powered                                                            |
|        |                     |      |        | D5: Remote WakeUp<br>0: if REG00H bit 6 is "0"<br>1: if REG00H bit 6 is "1" |
|        |                     |      |        | D4: Reserved ( reset to 0)                                                  |
| 8      | MaxPower            | 1    | 3CH    | Maximum power, 2mA units (fm EEP)                                           |

### Interface0 Descriptor/9-Byte

| Offset | Field              | Size | Value | Description                            |
|--------|--------------------|------|-------|----------------------------------------|
| 0      | bLength            | 1    | 09H   | Size of this descriptor                |
| 1      | bDescriptorType    | 1    | 04H   | INTERFACE Descriptor Typr              |
| 2      | bInterfaceNumber   | 1    | 00H   | Number of interface                    |
| 3      | bAlternateSetting  | 1    | 00H   | Value used to select alternate setting |
| 4      | bNumEndpoints      | 1    | 03H   | Number of ednpoints                    |
| 5      | bInterfaceClass    | 1    | 00H   | Class code                             |
| 6      | bInterfaceSubClass | 1    | 00H   | SunClass code                          |
| 7      | bInterfaceProtocol | 1    | 00H   | Protocol code                          |
| 8      | iInterface         | 1    | 00H   | Index of string for this interface     |

**Endpoint1 Descriptor/6-Byte**

| Offset | Field            | Size | Value | Description                                              |
|--------|------------------|------|-------|----------------------------------------------------------|
| 0      | bLength          | 1    | 07H   | Size of this descriptor                                  |
| 1      | bDescriptorType  | 1    | 05H   | ENDPOINT Descriptor Type                                 |
| 2      | bEndpointAddress | 1    | 81H   | Address of the endpoint                                  |
|        |                  |      |       | Bit3~0: The endpoint number                              |
|        |                  |      |       | Bit 6~4: Reserved(0)                                     |
|        |                  |      |       | Bit7 : Direction(Control EP exclude)                     |
|        |                  |      |       | 0 = OUT endpoint                                         |
|        |                  |      |       | 1 = IN endpoint                                          |
| 3      | bmAttributes     | 1    | 02H   | EP's attributes                                          |
|        |                  |      |       | Bit1~0: Transfer Type                                    |
|        |                  |      |       | 00 = Control                                             |
|        |                  |      |       | 01 = Isochronous                                         |
|        |                  |      |       | 10 = Bulk                                                |
|        |                  |      |       | 11 = Interrupt                                           |
| 4      | wMaxPacketSize   | 2    | 0040H | Maximum packet size of this EP<br>(0200H for high speed) |
| 6      | bInterval        | 1    | 00H   | Interval for polling (periodical pipe) (fm EEP)          |
|        |                  |      |       | Interrupt Tpye = 1 ~ 255 (ms)                            |
|        |                  |      |       | Isochronooous Type = 1 (ms)                              |

**Endpoint 2 Descriptor/6-Byte**

| Offset | Field            | Size | Value | Description                                              |
|--------|------------------|------|-------|----------------------------------------------------------|
| 0      | bLength          | 1    | 07H   | Size of this descriptor                                  |
| 1      | bDescriptorType  | 1    | 05H   | ENDPOINT Descriptor Type                                 |
| 2      | bEndpointAddress | 1    | 02H   | Address of the endpoint                                  |
|        |                  |      |       | Bit3~0: The endpoint number                              |
|        |                  |      |       | Bit 6~4: Reserved(0)                                     |
|        |                  |      |       | Bit7 : Direction(Control EP exclude)                     |
|        |                  |      |       | 0 = OUT endpoint                                         |
|        |                  |      |       | 1 = IN endpoint                                          |
| 3      | bmAttributes     | 1    | 02H   | EP's attributes                                          |
|        |                  |      |       | Bit1~0: Transfer Type                                    |
|        |                  |      |       | 00 = Control                                             |
|        |                  |      |       | 01 = Isochronous                                         |
|        |                  |      |       | 10 = Bulk                                                |
|        |                  |      |       | 11 = Interrupt                                           |
| 4      | wMaxPacketSize   | 2    | 0040H | Maximum packet size of this EP<br>(0200H for high speed) |
| 6      | bInterval        | 1    | 00H   | Interval for polling (periodical pipe) (fm EEP)          |
|        |                  |      |       | Interrupt Tpye = 1 ~ 255 (ms)                            |
|        |                  |      |       | Isochronooous Type = 1 (ms)                              |



### Endpoint3 Descriptor/6-Byte

| Offset | Field            | Size | Value | Description                            |
|--------|------------------|------|-------|----------------------------------------|
| 0      | bLength          | 1    | 07H   | Size of this descriptor                |
| 1      | bDescriptorType  | 1    | 05H   | ENDPOINT Descriptor Typr               |
| 2      | bEndpointAddress | 1    | 83H   | Address of the endpoint                |
|        |                  |      |       | Bit3~0: The endpoint number            |
|        |                  |      |       | Bit 6~4: Reserved(0)                   |
|        |                  |      |       | Bit7 : Direction(Control EP exclude)   |
|        |                  |      |       | 0 = OUT endpoint                       |
|        |                  |      |       | 1 = IN endpoint                        |
| 3      | bmAttributes     | 1    | 03H   | EP's attributes                        |
|        |                  |      |       | Bit1~0: Transfer Type                  |
|        |                  |      |       | 00 = Control                           |
|        |                  |      |       | 01 = Isochronous                       |
|        |                  |      |       | 10 = Bulk                              |
|        |                  |      |       | 11 = Interrupt                         |
| 4      | wMaxPacketSize   | 2    | 0008H | Maximum packet size of this EP         |
| 6      | bInterval        | 1    | 01H   | Interval for polling (periodical pipe) |
|        |                  |      |       | Interrupt Tpye = 1 ~ 255 (ms)          |
|        |                  |      |       | Isochronooous Type = 1 (ms)            |

### String0 Descriptor/Code array

| Offset | Field           | Size | Value | Description             |
|--------|-----------------|------|-------|-------------------------|
| 0      | bLength         | 1    | 04H   | Size of this descriptor |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type  |
| 2      | wLANGID[1]      | 2    | 0409H | LANGID code(Eng.)       |

**7.1.5 Descriptors of string/1/2/3 are loaded from EEPROM**  
**String1 Descriptor/UNICODE String**

| Offset | Field           | Size | Value | Description                                                                                                                                     |
|--------|-----------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| 0      | bLength         | 1    |       | Descriptor length<br>In the EEPROM, data is loaded from the low byte address position indexed by the word address position at low byte: 8.      |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type<br>In the EEPROM, data is loaded from the high byte address position indexed by the word address position at low byte: 8 |
| 2      | bString         | n    |       | Manufacture data<br>Data is loaded from the next word address position indexed by the word address position at low byte: 8                      |

**String2 Descriptor/UNICODE String**

| Offset | Field           | Size | Value | Description                                                                                                                                     |
|--------|-----------------|------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| 0      | bLength         | 1    |       | Descriptor length<br>In the EEPROM, data is loaded from the low byte address position indexed by the word address position at low byte: 9.      |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type<br>In the EEPROM, data is loaded from the high byte address position indexed by the word address position at low byte: 9 |
| 2      | bString         | n    |       | Product<br>Data is loaded from the next word address position indexed by the word address position at low byte: 9                               |

**String3 Descriptor/UNICODE String**

| Offset | Field           | Size | Value | Description                                                                                                                                       |
|--------|-----------------|------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| 0      | bLength         | 1    |       | Descriptor length<br>In the EEPROM, data is loaded from the low byte address position indexed by the word address position at low byte: 10.       |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type<br>In the EEPROM, data is loaded from the high byte address position indexed by the word address position at low byte: 10. |
| 2      | bString         | n    |       | Serial Number<br>Data is loaded from the next word address position indexed by the word address position at low byte: 10.                         |

**Descriptors of string/1/2/3 if no EEPROM exist.**

**String1 Descriptor/UNICODE String**

| Offset | Field           | Size | Value | Description            |
|--------|-----------------|------|-------|------------------------|
| 0      | bLength         | 1    | 04H   | Descriptor length      |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type |
| 2      | bString         | 2    | 0020H | Manufacture            |

**String2 Descriptor/UNICODE String**


| Offset | Field           | Size | Value | Description                                              |
|--------|-----------------|------|-------|----------------------------------------------------------|
| 0      | bLength         | 1    | 10H   | Descriptor length                                        |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type                                   |
| 2      | bString         | 14   |       | 55 00 53 00 42 00 20 00 45 00 74 00 68 00<br>U S B E t h |

**String3 Descriptor/UNICODE String**


| Offset | Field           | Size | Value | Description            |
|--------|-----------------|------|-------|------------------------|
| 0      | bLength         | 1    | 04H   | Descriptor length      |
| 1      | bDescriptorType | 1    | 03H   | STRING Descriptor Type |
| 2      | bString         | 2    | 0031H | Serial Number          |

## 7.2 Ethernet Functional Description


### 7.2.1 Serial Management Interface



#### Management Interface - Read Frame Structure



#### Management Interface - Write Frame Structure



### 7.2.2 100Base-TX Operation

The block diagram in figure 3 provides an overview of the functional blocks contained in the transmit section.

The transmitter section contains the following functional blocks:

- 4B5B Encoder
- Scrambler
- Parallel to Serial Converter

- NRZ to NRZI Converter
- NRZI to MLT-3
- MLT-3 Driver

### 7.2.3 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5-bit (5B) code group for transmission, reference

Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101 00111) indicating end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

The DM9620 includes a Bypass 4B5B conversion option within the 100Base-TX Transmitter for support of applications like 100 Mbps repeaters which do not require 4B5B conversion.

#### **7.2.4 Scrambler**

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media connector and on the twisted pair cable in 100Base-TX operation.

By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to repeated 5B sequences like continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an

XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

#### **7.2.5 Parallel to Serial Converter**

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI Encoder block

#### **7.2.6 NRZ to NRZI Encoder**

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable.

#### **7.2.7 MLT-3 Converter**

The MLT-3 conversion is accomplished by converting the data stream output from the NRZI encoder into two binary data streams with alternately phased logic one events.

#### **7.2.8 MLT-3 Driver**

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver which converts these streams to current sources and alternately drives either side of the transmit transformer primary winding resulting in a minimal current MLT-3 signal. Refer to figure 4 for the block diagram of the MLT-3 converter.

### 7.2.9 4B5B Code Group

| Symbol | Meaning | 4B code<br>3210 | 5B Code<br>43210 |
|--------|---------|-----------------|------------------|
| 0      | Data 0  | 0000            | 11110            |
| 1      | Data 1  | 0001            | 01001            |
| 2      | Data 2  | 0010            | 10100            |
| 3      | Data 3  | 0011            | 10101            |
| 4      | Data 4  | 0100            | 01010            |
| 5      | Data 5  | 0101            | 01011            |
| 6      | Data 6  | 0110            | 01110            |
| 7      | Data 7  | 0111            | 01111            |
| 8      | Data 8  | 1000            | 10010            |
| 9      | Data 9  | 1001            | 10011            |
| A      | Data A  | 1010            | 10110            |
| B      | Data B  | 1011            | 10111            |
| C      | Data C  | 1100            | 11010            |
| D      | Data D  | 1101            | 11011            |
| E      | Data E  | 1110            | 11100            |
| F      | Data F  | 1111            | 11101            |
|        |         |                 |                  |
| I      | Idle    | undefined       | 11111            |
| J      | SFD (1) | 0101            | 11000            |
| K      | SFD (2) | 0101            | 10001            |
| T      | ESD (1) | undefined       | 01101            |
| R      | ESD (2) | undefined       | 00111            |
| H      | Error   | undefined       | 00100            |
|        |         |                 |                  |
| V      | Invalid | undefined       | 00000            |
| V      | Invalid | undefined       | 00001            |
| V      | Invalid | undefined       | 00010            |
| V      | Invalid | undefined       | 00011            |
| V      | Invalid | Undefined       | 00101            |
| V      | Invalid | undefined       | 00110            |
| V      | Invalid | undefined       | 01000            |
| V      | Invalid | undefined       | 01100            |
| V      | Invalid | undefined       | 10000            |
| V      | Invalid | undefined       | 11001            |

Table 1

### 7.2.10 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled 125Mb/s serial data to synchronous 4-bit nibble data that is then provided to the MII.

The receive section contains the following functional blocks:

- Signal Detect
- Digital Adaptive Equalization
- MLT-3 to Binary Decoder
- Clock Recovery Module
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B5B Decoder

#### 7.2.11 Signal Detect

The signal detect function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX Standards for both voltage thresholds and timing parameters.

#### 7.2.12 Adaptive Equalization

When transmitting data at high speeds over copper twisted pair cable, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream.

This variation in signal attenuation caused by frequency variations must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths for a given implementation, requires significant compensation which will be over-kill in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper

conditioning of the received signal independent of the cable length.

#### 7.2.13 MLT-3 to NRZI Decoder

The DM9620 decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data. The relationship between NRZI and MLT-3 data is shown in figure 4.

#### 7.2.14 Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125Mhz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ Decoder.

#### 7.2.15 NRZI to NRZ

The transmit data stream is required to be NRZI encoded in for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder, receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

#### 7.2.16 Serial to Parallel

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter, and converts the data stream to parallel data to be presented to the descrambler.

#### 7.2.17 Descrambler

Because of the scrambling process required to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, descrambles the data streams, and presents the data streams to the Code Group alignment block.

### **7.2.18 Code Group Alignment**

The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the J/K is detected, and subsequent data is aligned on a fixed boundary.

### **7.2.19 4B5B Decoder**

The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 2 5-bit code groups received are the start-of-frame delimiter (J/K symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R symbols).

The T/R symbol pair is also stripped from the nibble presented to the Reconciliation layer.

### **7.2.20 10Base-T Operation**

The 10Base-T transceiver is IEEE 802.3u compliant. When the DM9620 is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented to the MII interface in nibble format, converted to a serial bit stream, then Manchester encoded. When receiving, the Manchester encoded bit stream is decoded and converted into nibble format for presentation to the MII interface.

### **7.2.21 Collision Detection**

For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. When a collision has been detected, it will be reported by the COL signal on the MII interface. Collision detection is disabled in Full Duplex operation.

### **7.2.22 Carrier Sense**

Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only during receive operations.

### **7.2.23 Auto-Negotiation**

The objective of Auto-negotiation is to provide a means to exchange information between segment linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the link segment characteristics. The Auto-Negotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function.

### **7.2.24 Auto-Negotiation (continued)**

Auto-negotiation also provides a parallel detection function for devices that do not support the Auto-negotiation feature. During Parallel detection there is no exchange of configuration information, instead, the receive signal is examined. If it is discovered that the signal matches a technology that the receiving device supports, a connection will be automatically established using that technology. This allows devices that do not support Auto-negotiation but support a common mode of operation to establish a link.



## 8. DC and AC Electrical Characteristics

### 8.1 Absolute Maximum Ratings

| Symbol           | Parameter                                                  | Min. | Max. | Unit | Conditions |
|------------------|------------------------------------------------------------|------|------|------|------------|
| DVDD             | Supply Voltage                                             | -0.3 | 3.6  | V    | *1         |
| VIN              | DC Input Voltage (VIN)                                     | -0.5 | 5.5  | V    | *2         |
| VOUT             | DC Output Voltage(VOUT)                                    | -0.3 | 3.6  | V    | *2         |
| T <sub>STG</sub> | Storage Temperature range                                  | -65  | +150 | °C   | -          |
| T <sub>A</sub>   | Ambient Temperature                                        | 0    | +70  | °C   | -          |
| L <sub>T</sub>   | Lead Temperature<br>(L <sub>T</sub> , soldering, 10 sec.). | -    | +245 | °C   |            |

\*1: Power pin

\*2: IO pin

#### 8.1.1 Operating Conditions

| Symbol                                         | Parameter        | Min.  | Typ.  | Max.  | Unit | Conditions            |
|------------------------------------------------|------------------|-------|-------|-------|------|-----------------------|
| DVDD                                           | Supply Voltage   | 3.135 | 3.300 | 3.465 | V    |                       |
| P <sub>D</sub><br>(Power<br>Dissipation)<br>*1 | 100BASE-TX       | ---   | 180   | ---   | mA   | 3.3V                  |
|                                                | 10BASE-T TX      | ---   | 200   | ---   | mA   | 3.3V                  |
|                                                | 10BASE-T idle    | ---   | 110   | ---   | mA   | 3.3V, power<br>saving |
|                                                | USB suspend mode | ---   | 2.48  | ---   | mA   | 3.3V                  |

\*1: demo board testing result

**8.2 DC Electrical Characteristics (VDD = 3.3V)**

| Symbol             | Parameter                            | Min. | Typ. | Max. | Unit | Conditions                      |
|--------------------|--------------------------------------|------|------|------|------|---------------------------------|
| <b>Inputs</b>      |                                      |      |      |      |      |                                 |
| V <sub>IL</sub>    | Input Low Voltage                    | -    | -    | 0.8  | V    |                                 |
| V <sub>IH</sub>    | Input High Voltage                   | 2.0  | -    | -    | V    |                                 |
| I <sub>IL</sub>    | Input Low Leakage Current            | -1   | -    | -    | uA   | V <sub>IN</sub> = 0.0V          |
| I <sub>IH</sub>    | Input High Leakage Current           | -    | -    | 1    | uA   | V <sub>IN</sub> = 3.3V          |
| <b>Outputs</b>     |                                      |      |      |      |      |                                 |
| V <sub>OL</sub>    | Output Low Voltage                   | -    | -    | 0.4  | V    | I <sub>OL</sub> = 4mA           |
| V <sub>OH</sub>    | Output High Voltage                  | 2.4  | -    | -    | V    | I <sub>OH</sub> = -4mA          |
| <b>Receiver</b>    |                                      |      |      |      |      |                                 |
| V <sub>ICM</sub>   | RX+/RX- Common Mode Input Voltage    | -    | 1.8  | -    | V    | 100 $\Omega$ Termination Across |
| <b>Transmitter</b> |                                      |      |      |      |      |                                 |
| V <sub>TD100</sub> | 100TX+/- Differential Output Voltage | 1.9  | 2.0  | 2.1  | V    | Peak to Peak                    |
| V <sub>TD10</sub>  | 10TX+/- Differential Output Voltage  | 4.4  | 5    | 5.6  | V    | Peak to Peak                    |
| I <sub>TD100</sub> | 100TX+/- Differential Output Current | 19   | 20   | 21   | mA   | Absolute Value                  |
| I <sub>TD10</sub>  | 10TX+/- Differential Output Current  | 44   | 50   | 56   | mA   | Absolute Value                  |

**8.3 AC Electrical Characteristics & Timing Waveforms**
**8.3.1 TP Interface**

| Symbol            | Parameter                                          | Min. | Typ. | Max. | Unit | Conditions |
|-------------------|----------------------------------------------------|------|------|------|------|------------|
| t <sub>TR/F</sub> | 100TX+/- Differential Rise/Fall Time               | 3.0  | -    | 5.0  | ns   |            |
| t <sub>TM</sub>   | 100TX+/- Differential Rise/Fall Time Mismatch      | 0    | -    | 0.5  | ns   |            |
| t <sub>TDC</sub>  | 100TX+/- Differential Output Duty Cycle Distortion | 0    | -    | 0.5  | ns   |            |
| T <sub>t/T</sub>  | 100TX+/- Differential Output Peak-to-Peak Jitter   | 0    | -    | 1.4  | ns   |            |
| X <sub>OST</sub>  | 100TX+/- Differential Voltage Overshoot            | 0    | -    | 5    | %    |            |



## DM9620


USB2.0 to Fast Ethernet Controller

### 8.3.2 Oscillator/Crystal Timing ( 25°C )

| Symbol | Parameter            | Min.    | Typ | Max.    | Unit | Conditions |
|--------|----------------------|---------|-----|---------|------|------------|
| TCKC   | OSC Clock Cycle      | 39.9988 | 40  | 40.0012 | ns   | 30ppm      |
| TPWH   | OSC Pulse Width High | -       | 20  | -       | ns   |            |
| TPWL   | OSC Pulse Width Low  | -       | 20  | -       | ns   |            |


## 9. AC Timing waveform:

### 9.1 Power On Reset Timing




| Symbol | Parameter                        | Min. | Typ. | Max. | Unit | Conditions |
|--------|----------------------------------|------|------|------|------|------------|
| T1     | Power on reset time              | 15   | -    | -    | ms   | -          |
| T2     | PWRST# Low Period                | 5    | -    | -    | ms   | -          |
| T3     | Strap pin setup time with PWRST# | 40   | -    | -    | ns   | -          |
| T4     | Strap pin hold time with PWRST#  | 40   | -    | -    | ns   | -          |
| T5     | PWRST# high to EECS high         | -    | 1    | -    | us   | -          |
| T6     | PWRST# high to EECS burst end    | -    | --   | 1.85 | ms   | -          |

## 9.2 EEPROM timing




| Symbol | Parameter                       | Min. | Typ. | Max. | Unit |
|--------|---------------------------------|------|------|------|------|
| T1     | EECS Hold Time                  |      | 4.2  |      | us   |
| T2     | EECK cycle time                 |      | 5.12 |      | us   |
| T3     | EEDIO Hold Time in output state |      | 4.2  |      | us   |
| T4     | EEDIO Setup Time in input state | 8    |      |      | ns   |
| T5     | EEDIO Hold Time in input state  | 1    |      |      | ns   |

### 9.3 MII Management Timing




| Symbol | Parameter                       | Min. | Typ. | Max. | Unit |
|--------|---------------------------------|------|------|------|------|
| T1     | MDC Frequency                   |      | 1.04 |      | MHz  |
| T2     | MDIO by DM9620 Delay Time       |      | 600  |      | ns   |
| T3     | MDIO by External MII Setup Time | 368  |      |      | ns   |
| T4     | MDIO by External MII Hold Time  | 1    |      |      | ns   |

#### 9.4 MII TX timing




| Symbol | Parameter               | Min. | Typ. | Max. | Unit |
|--------|-------------------------|------|------|------|------|
| T1     | TXE, TXD_3~0 Delay Time |      | 5    |      | ns   |

#### 9.5 MII RX timing




| Symbol | Parameter                      | Min. | Typ. | Max. | Unit |
|--------|--------------------------------|------|------|------|------|
| T1     | RXDV, RXER, RXD_3~0 Setup Time | 2    |      |      | ns   |
| T2     | RXDV, RXER, RXD_3~0 Hold Time  | 2    |      |      | ns   |

## 9.6 RMII TX timing



| Symbol | Parameter               | Min. | Typ. | Max. | Unit |
|--------|-------------------------|------|------|------|------|
| T1     | TXE, TXD_1~0 Delay Time |      | 7    |      | ns   |


## 9.7 RMII RX timing



| Symbol | Parameter                | Min. | Typ. | Max. | Unit |
|--------|--------------------------|------|------|------|------|
| T1     | RXDV, RXD_1~0 Setup Time | 3    |      |      | ns   |
| T2     | RXDV, RXD_1~0 Hold Time  | 2    |      |      | ns   |




### 9.8 RevMII TX timing



| Symbol | Parameter               | Min. | Typ. | Max. | Unit |
|--------|-------------------------|------|------|------|------|
| T1     | TXE, TXD_3~0 Delay Time | 3    | 8    | 13   | ns   |

### 9.9 RevMII RX timing



| Symbol | Parameter                | Min. | Typ. | Max. | Unit |
|--------|--------------------------|------|------|------|------|
| T1     | RXDV, RXD_3~0 Setup Time | 2    |      |      | ns   |
| T2     | RXDV, RXD_3~0 Hold Time  | 2    |      |      | ns   |

## 10 Magnetic and Crystal Selection Guide

### 10.1 Magnetic Selection Guide

Refer to Table 1 for transformer requirements. Transformers, meeting these requirements, are available from a variety of magnetic manufacturers. Designers should test and qualify all magnetic before using them in an application. The transformers listed in Table 1 are electrical equivalents, but may not be

pin-to-pin equivalents. Designers should test and qualify all magnetic specifications before using them in an application. RoHS regulations, please contact with your magnetic vendor, this table only for you reference

| Manufacturer | Part Number                         |
|--------------|-------------------------------------|
| DELTA        | LFE8505-DC , LFE8563-DC, LFE8583-DC |
| MAGCOM       | HS9016, HS9024                      |
| Halo         | TG110-S050N2, TG110-LC50N2          |
| Bel Fuse     | S558-5999-W2                        |


Table

### 10.2 Crystal Selection Guide

A crystal can be used to generate the 25MHz / 12MHz (Option) reference clock instead of an oscillator. The crystal must be a fundamental type,

and series-resonant. Connects to pins X1 and X2, and shunts each crystal lead to ground with a 15pf capacitor (see figure 10-1).


| PARAMETER                    | SPEC                         |
|------------------------------|------------------------------|
| Type                         | Fundamental, series-resonant |
| Frequency                    | 25.000 MHz +/- 30ppm         |
| Equivalent Series Resistance | 25 ohms max                  |
| Load Capacitance             | 22 pF typ.                   |
| Case Capacitance             | 7 pF max.                    |
| Power Dissipation            | 1mW max.                     |



**Figure 10-1**  
**Crystal Circuit Diagram**


## 11. Application circuit

### DM9620 Reverse MII Block Diagram



Application of Reverse MII


## DM9620 Reduce MII Block Diagram



## Application of Reduce MII

## 12. Package Information

64 Pins LQFP Package Outline Information:



| Symbol         | Dimension in mm |      |      | Dimension in inch |       |       |
|----------------|-----------------|------|------|-------------------|-------|-------|
|                | Min             | Nom  | Max  | Min               | Nom   | Max   |
| A              | -               | -    | 1.60 | -                 | -     | 0.063 |
| A <sub>1</sub> | 0.05            | -    | 0.15 | 0.002             | -     | 0.006 |
| A <sub>2</sub> | 1.35            | 1.40 | 1.45 | 0.053             | 0.055 | 0.057 |
| b              | 0.17            | 0.22 | 0.27 | 0.007             | 0.009 | 0.011 |
| b <sub>1</sub> | 0.17            | 0.20 | 0.23 | 0.007             | 0.008 | 0.009 |
| c              | 0.09            | -    | 0.20 | 0.004             | -     | 0.008 |
| c <sub>1</sub> | 0.09            | -    | 0.16 | 0.004             | -     | 0.006 |
| D              | 12.00 BSC       |      |      | 0.472 BSC         |       |       |
| D <sub>1</sub> | 10.00 BSC       |      |      | 0.394 BSC         |       |       |
| E              | 12.00 BSC       |      |      | 0.472 BSC         |       |       |
| E <sub>1</sub> | 10.00 BSC       |      |      | 0.394 BSC         |       |       |
| e              | 0.50 BSC        |      |      | 0.020 BSC         |       |       |
| L              | 0.45            | 0.60 | 0.75 | 0.018             | 0.024 | 0.030 |
| L <sub>1</sub> | 1.00 REF        |      |      | 0.039 REF         |       |       |
| R <sub>1</sub> | 0.08            | -    | -    | 0.003             | -     | -     |
| R <sub>2</sub> | 0.08            | -    | 0.20 | 0.003             | -     | 0.008 |
| S              | 0.20            | -    | -    | 0.008             | -     | -     |
| θ              | 0°              | 3.5° | 7°   | 0°                | 3.5°  | 7°    |
| θ <sub>1</sub> | 0°              | -    | -    | 0°                | -     | -     |
| θ <sub>2</sub> | 12° TYP         |      |      | 12° TYP           |       |       |
| θ <sub>3</sub> | 12° TYP         |      |      | 12° TYP           |       |       |

1. Dimension D<sub>1</sub> and E<sub>1</sub> do not include resin fin.

2. All dimensions are base on metric system.

3. General appearance spec should base on its final visual inspection spec.



### 13. Ordering Information

| Part Number | Pin Count | Package           |
|-------------|-----------|-------------------|
| DM9620EP    | 64        | LQFP<br>(Pb-Free) |

#### Disclaimer

The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in this publication or regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that

application circuits illustrated in this document are for reference purposes only.

DAVICOM's terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer's orders shall be based on these terms.

#### Company Overview

DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry's best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

#### Products

We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modern communication standards and Ethernet networking standards.

#### Contact Windows

For additional information about DAVICOM products, contact the Sales department at:

##### Headquarters

##### Hsin-chu Office:

No.6 Li-Hsin Rd. VI,  
Science-based Industrial Park,  
Hsin-chu City, Taiwan, R.O.C.  
TEL: +886-3-5798797  
FAX: +886-3-5646929  
MAIL: [sales@davicom.com.tw](mailto:sales@davicom.com.tw)  
HTTP: <http://www.davicom.com.tw>

##### WARNING

Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and function.