TOSHIBA TB62708N

TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC


TB62708N

16BIT SHIFT REGISTER, LATCHES & CONSTANT CURRENT SOURCE DRIVERS

The TB62708N is specifically designed for LED and LED DISPLAY (Cathode Common) constant current drivers. This constant current output circuits is able to set up external resistor ($I_{OUT} = 5 \sim 90 \text{mA}$).

This IC is monolithic integrated circuit designed to be used together with Bi-CMOS process.

The devices consist of 16bit shift register, latch, AND-**GATE** and Constant Current Drivers.



Weight: 1.99g (Typ.)

FEATURES

Constant Current Output :

Can set up all output current with one resistor for 5 to 90mA.

Constant Output Current Matching:

OUTPUT-GND	CURRENT	OUTPUT
VOLTAGE	MATCHING	CURRENT
≥ 2.0 [V]	±6.0 [%]	-90 [mA]

- Maximum Clock Frequency : f_{CLK} = 15 [MHz] (Cascade Connected Operate, T_{opr} = 25°C)
- 5V CMOS Compatible Input
- Package: SDIP30-P-400-1.78 (TB62708N)

The information contained herein is subject to change without notice.


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to foreign exchange and foreign trade control laws.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.


PIN CONNECTION (Top view)



BLOCK DIAGRAM



TIMING DIAGRAM



(Note) Latches are level sensitive, not rising edge sensitive and not synchronous CLOCK. Input of $\overline{\text{LATCH}}$ -terminal to "H" level, data passes latches, and input to "L" level, data hold latches.

Input of ENABLE-terminal to "H" level, all output (OUT0~15) do off.

TERMINAL DESCRIPTION

PIN No.	PIN NAME	FUNCTION
1	GND	GND terminal for control logic.
2	SERIAL-IN	Input terminal of a serial-data for shift-register
3	CLOCK	Input terminal of a clock for data shift to up-edge.
4	LATCH	Input terminal of a data strobe. Latches passes data with "H" level input of LATCH-terminal, and hold data with "L" level input.
6~9, 11~14, 17~20, 22~25	OUT0~15	Output terminals.
27	ENABLE	Input terminal of output enable. All outputs (OUT0~7) do off with "H" level input of ENABLE-terminal, and do on with "L" level input.
26	SERIAL-OUT2	Output terminal of a serial-data for next SERIAL-IN terminal.
28	SERIAL-OUT1	Output terminal of a serial-data for next SERIAL-IN terminal.
29	R-EXT	Input terminal of connects with a resister for to set up all output current.
30	V_{DD}	5V Supply voltage terminal
10, 15, 16, 20	Vcc	0~17V Supply voltage terminal for LED


TOSHIBA TB62708N

CLOCK	LATCH	ENABLE	SERIAL-IN	OUT0 ··· OUT7 ··· OUT15	SERIAL-OUT1	SERIAL-OUT2
UP	Н	L	D _n	D _n D _{n-7} D _{n-15}	D _{n-15}	D _{n-16}
DOWN	Н	L	D _n	D _n D _{n-7} D _{n-15}	No change	D _{n-15}
UP	L	L	D _{n + 1}	No change (data hold)	D _{n-14}	No change
DOWN	L	L	D _{n + 1}	No change (data hold)	No change	D _{n-14}
No Edge	Н	L	D _{n + 1}	$D_{n+1} \cdots D_{n-6} \cdots D_{n-14}$	No change	No change
No Edge	Х	Н	D _{n + 1}	Off	D _{n-14}	No change


(Note) OUT0 \sim 15 = on in case of D_n = "H" level and OUT0 \sim 15 = off in case of D_n = "L" level. A resistor is connected with R-EXT and GND accompanied with outside, and it is necessary that a correct power supply voltage is supplied.

EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS

1. ENABLE, LATCH, CLOCK & SERIAL-IN terminal



2. SERIAL-OUT terminal



MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	0~7.0	V
Supply Voltage for LED	V _C C	0~17	V
Input Voltage	VIN	− 0.4~V _{DD} + 0.4	٧
Output Current	IOUT	– 90	mA
Output Voltage	V _{CE}	- 0.4~17.0	V
Clock Frequency f _{CK}		15	MHz
GND Terminal Current	lvcc	1440	mA
Bower Dissination	D-	2.08 (ON PCB, $Ta = 25^{\circ}C$)	w
Power Dissipation	PD	1.56 (FREE AIR, Ta = 25°C)	**
Operating Temperature	T _{opr}	- 40∼85	°C
Storage Temperature	T _{stg}	- 55∼150	°C

(Note) Ambient temperature delated above 25°C in the proportion of 16.64mW/°C on PCB. On PCB (100 \times 150 \times 1.6mm.Universal PCB).

RECOMMENDED OPERATING CONDITION ($V_{DD} = 5V$, $Ta = -40 \sim 85$ °C unless otherwise noted)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{DD}	_	4.5	5.0	5.5	٧
Supply Voltage for LED	Vcc	GND Standard	0	_	17	V
Output Voltage	Vout	V _{CC} Standard	0	_	– 17	V
	IOUT	OUTn、DC 1 circuit	- 5	_	- 78	mA
Output Current	ІОН	SERIAL-OUT1, 2	_	_	1.0	
	lOL	SERIAL-OUT1, 2	_	_	- 1.0	
Input Voltage	VIH		0.7 V _{DD}	_	V _{DD} + 0.3	v
	V _{IL}		- 0.3	_	0.3 V _{DD}	V
LATCH Pulse Width	tw LAT	$V_{DD} = 4.5 \sim 5.5 V$	100	_	_	ns
CLOCK Pulse Width	tw CLK	1	50	_	_	ns
ENABLE Pulse Width	t _{w EN}	1	1000	_	_	ns
Set-Up Time	t _{setup}	1	50	_	_	ns
Hold Time	thold]	30	_	_	ns
Clock Frequency	fCLK	Cascade operation	_	_	10.0	MHz
Power Dissipation	PD	ON PCB, Ta = 85°C	_	_	1.08	W

ELECTRICAL CHARACTERISTICS ($V_{CC} = 17V$, $V_{DD} = 5V$, Ta = 25°C unless otherwise noted)


CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST C	CONDITION	MIN.	TYP.	MAX.	UNIT
Input	"H" Level	V _{IH}	_		_	0.7 V _{DD}		V _{DD}	>
Voltage	"L" Level	V _{IL}	_		_			0.3 V _{DD}	v
Output Le	akage	^I LEAK	_	V _{CC} = 17.0V			l	- 10	μΑ
Output	S-OUT	v_{OL}	_	I _{OL} = 1.0mA		_	_	0.4	V
Voltage	3-001	VOH	_	$I_{OH} = -1.0 mA$	\	4.6	_	_	V
Output Cu	Output Current 1		_	$V_{OUT} = R_{EXT} = 360\Omega$ $V_{CC} - 2.0V$ (Include skew)		- 66.3	- 78	- 89.7	mA
	Current Skew	∆l _{OL1}	_	V _{OUT} = V _{CC} – 2.0V	$R_{EXT} = 360\Omega$	_	± 1.5	± 6.0	%
Supply Voltage Regulation		%/V _{DD}	_	$R_{EXT} = 360\Omega$,	Ta = -40~85°C		1.5	5.0	% / V
Supply	"OFF"	IDD (off)	_		$OUT0 \sim 15 = off$		0.6	1.2	
Current 1	"ON"	IDD (on)	_	$R_{EXT} = 360\Omega$,	DATA = "H" OUT0~15 = on	_	10.0	15.0	mA
Supply	"OFF"	ICC (off)	_	$R_{EXT} = 360\Omega$,	ALL DATA = "L" OUT0~15 = off	_	1.0	2.0	mA
Current 2	"ON"	ICC (on)	_	$R_{EXT} = 360\Omega$,	ALL DATA = "H" OUT0~15 = on	_	1260	_	mA

SWITCHING CHARACTERISTICS (Ta = 25°C, unless otherwise noted)


CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Duananatian	CLK-OUTn				_	200	500	
Propagation	LATCH-OUTn	4			_	200	500	
Delay Time ("L" to "H")	ENABLE-OUTn	t _{pLH}	-		_	200	500	ns
1(10 11)	CLK-SOUT				_	30	70	
Duanamatian	CLK-OUTn				_	200	500	
Propagation	LATCH-OUTn	4		{CLK, LATCH & ENABLE	_	200	500	ns
Delay Time ("H" to "L")	ENABLE-OUTn	t _{pHL}	_	to t_{pLH} & t_{pHL} : 50% to 50%} $V_{DD} = 5.0V, V_{CC} = 17.0V$ $V_{OUT} = V_{CC} - 2.0V$ $V_{IH} = V_{DD}$	_	200	500	
1 10 10	CLK-SOUT				_	30	70	
Pulse Width	CLK	tw CLK, CLK	_		_	20	30	ns
Puise Wiath	LATCH		_		_	10	25	
Set-Up Time for LATCH & CLOCK		^t setup LAT	_	$V_{IL} = GND$ $R_{EXT} = 360\Omega$	_	25	50	ns
Hold Time for LATCH & CLOCK		^t hold LAT	_	$R_L = 300\Omega$	_	0	15	ns
Maximum CLOCK Rise Time		t _r	_		_	_	10	μs
Maximum CLOCK Fall Time		tf	_		_	_	10	μs
Output Rise Time		tor			150	300	600	ns
Output Fall T	ime	t _{of}	_		150	300	600	ns

TOSHIBA

DC CHARACTERISTICS TEST CIRCUIT



AC CHARACTERISTICS TEST CIRCUIT




PRECAUTIONS for USING


Utmost care is necessary in the design of the output line, V_{CC} (V_{DD}) and GND line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

TIMING WAVEFORM


1. CLOCK-SERIAL OUT, OUTn





2. CLOCK-LATCH




3. ENABLE, LATCH-OUTn







LED DRIVER TB6270X SERIES APPLICATION NOTE



TOSHIBA TB62708N

[1] Output current (IOUT)

IOUT is set by the enternal resistor (R-EXT) as shown in Fig.1.

[2] Total supply voltage (VLED)

This device can operate 2.0~2.3V (VO).


When a higher voltage is input to the devide, the excess voltage is consumed inside the device, that leads to power dissipation.

In order to minimize power dissipation and loss, we would like to recommended to set the total supply voltage as shown below.

```
V<sub>LED</sub> (Total supply voltage)
= V<sub>CE</sub> (Tr V<sub>sat</sub>) + V<sub>f</sub> (LED Forward voltage) + V<sub>O</sub> (IC supply voltage)
```

When the total supply is too high considering the power dissipation of this devide, an additional R can decrease the supply voltage (V_O).

APPLICATION




[3] Pattern layout

This device owns only one ground pin that means signal ground pin and power ground pin are common.

If ground pattern layout contains large inductance and impedance and the voltage between ground and LATCH, CLOCK terminals exceeds 2.5V by switching noise in operation, this device may missoperate. So we would life you to pay attention to pattern layout to minimize inductance.

OUTLINE DRAWING SDIP30-P-400-1.78

Unit: mm



Weight: 1.99g (Typ.)