


# 12–Bit, Low Power Voltage Output D/A Converter

- Low Power 2mW
- Voltage Output, 4.5V range
- Midscale Preset, Zero Volts Out
- 250KHz Multiplying Bandwidth (4-Quadrant)
- Standard 3-Wire Serial Interface
- 8-pin (0.15") SOIC and Plastic DIP Packages
- ±5V supply operation



## **DESCRIPTION...**

The **SP9601** is a very low power 12-Bit Digital-to-Analog Converter. It features  $\pm 4.5$ V output swings when using  $\pm 5$  volt supplies. The converter uses a standard 3–wire serial interface compatible with SPI<sup>TM</sup>, QSPI<sup>TM</sup> and Microwire<sup>TM</sup>. The output settling-time is specified at  $30\mu s$ . The **SP9601** is available in 8–pin 0.15" SOIC and DIP packages, specified over commercial and industrial temperature ranges.



## **ABSOLUTE MAXIMUM RATINGS**

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V <sub>DD</sub> - GND	
V <sub>ss</sub> - GND	+0.3V, -6.0V
V <sub>DD</sub> - V <sub>SS</sub>	-0.3V, +12.0V
V <sub>RFF</sub>	V <sub>ss</sub> , V <sub>nn</sub>
D <sub>IN</sub>	V <sub>ss</sub> , V <sub>DD</sub>
Power Dissipation	00 55
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Plastic LCC	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	



CAUTION:
ESD (ElectroStatic Discharge) sensitive
device. Permanent damage may occur on
unconnected devices subject to high energy
electrostatic fields. Unused devices must be
stored in conductive foam or shunts.
Personnel should be properly grounded prior
to handling this device. The protective foam
should be discharged to the destination
socket before devices are removed.

## **SPECIFICATIONS**

(Typical at 25°C;  $T_{MIN} \le T_A \le T_{MAX}$ ;  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ ,  $V_{REF} = +3V$ ; CMOS logic level digital inputs; specifications apply to all grades unless otherwise noted.)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIGITAL INPUTS					
Logic Levels					
V <sub>IH</sub>	2.4			Volts	
V <sub>IL</sub>			8.0	Volts	
4 Quad, Bipolar Coding		Offset Bina	ıry		
REFERENCE INPUT					
Voltage Range		±3	±4.5	Volts	Note 5
Input Resistance	6	8.8		kΩ	$D_{IN} = 1,877$ ; code dependent
ANALOG OUTPUT					
Gain					
-B, -K		±0.5	±2.0	LSB	$V_{REF} = \pm 3V$ ; Note 3
-A, -J		±1.0	±4.0	LSB	$V_{REF} = \pm 3V$ ; Note 3
		±1.0	±5.0	LSB	$V_{REF} = \pm 4.5V$ ; Note 3
Initial Offset Bipolar		±0.25	±3.0	LSB	$D_{IN} = 2,048$
Voltage Range Bipolar		±3.0	±4.5	Volts	
Output Current	±5.0 ±0.5			mA	$V_{REF} = \pm 3V$
074710 0505001441105	±0.5			mA	$V_{REF} = \pm 4.5V$
STATIC PERFORMANCE				<b>5</b>	
Resolution	12			Bits	
Integral Linearity		±0.25	±0.5	LSB	\/ \ \2\/\: Note 2
-B, -K -A, -J		±0.25 ±0.5	±0.5 ±1.0	LSB	$V_{REF} = \pm 3V$ ; Note 3 $V_{RFF} = \pm 3V$ ; Note 3
-A, -J		±0.5	±3.0	LSB	$V_{REF} = \pm 3V$ , Note 3 $V_{REF} = \pm 4.5V$ ; Note 3
Differential Linearity			±3.0	LOD	V <sub>REF</sub> = ±4.5 V, NOIC 5
-B, -K		±0.25	±0.75	LSB	
-A, -J		±0.25	±1.0	LSB	
Monotonicity		Guarantee	ed		
DYNAMIC PERFORMANCE					
Settling Time					
Small Signal		4		μs	to 0.024%
Full Scale		30		μs	to 0.024%
Slew Rate		0.3		V/μs	
Multiplying Bandwidth		250		KHz	
STABILITY					
Gain		15		ppm/°C	t <sub>MIN</sub> to t <sub>MAX</sub>
Bipolar Zero		15		ppm/°C	t <sub>MIN</sub> to t <sub>MAX</sub>

# **SPECIFICATIONS** (continued)


 $(\text{Typical at 25'C}; \textbf{T}_{\text{MIN}} \leq \textbf{T}_{\text{A}} \leq \textbf{T}_{\text{MAX}}; \textbf{V}_{\text{DD}} = +5\textbf{V}, \textbf{V}_{\text{SS}} = -5\textbf{V}, \textbf{V}_{\text{REF}} = +3\textbf{V}; \textbf{CMOS logic level digital inputs}; \textbf{specifications apply to all grades unless otherwise noted.})$ 

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
POWER REQUIREMENTS					Note 5
V <sub>DD</sub>				_	+5V, ±3%; Note 4, 5
-J, -K		0.2	0.3	mA	
-A, -B V <sub>ss</sub>		0.2	0.45	mA	-5V, ±3%; Note 4, 5
-J, -K		0.2	0.3	mA	-5 V, ±5 /6, NOIC 4, 5
-A, -B		0.2	0.45	mA	
Power Dissipation		2		mW	
SWITCHING					
CHARACTERISTICS					
CS Setup Time					
(t <sub>CSS</sub> )	25			ns	
SCLK Fall to CS					
Fall Hold Time					
(t <sub>CSH0</sub> )	20			ns	
SCLK Fall to CS Rise					
Hold Time	0				
(t <sub>CSH1</sub> )	0			ns	
SCLK High Width					
(t <sub>CH</sub> )	40			ns	
SCLK Low Width	40				
(t <sub>CL</sub> )	40			ns	
DIN Setup Time					
(t <sub>DS</sub> )	50			ns	
DIN Hold Time	0				
(t <sub>DH</sub> )	0			ns	
CS High Pulse Width					
(t <sub>CSW</sub> )	30			ns	
ENVIRONMENTAL AND					
MECHANICAL					
Operating Temperature					
-J, -K	0		+70	°C	
-A, -B	-40		+85	°C °C	
Storage Package	-60		+150	30	
N	8-p	in Plastic	DIP		
s		in 0.15" S			
	<u> </u>				

## Notes:

- Integral Linearity, for the SP9601, is measured as the arithmetic mean value of the magnitudes of 1. the greatest positive deviation and the greatest negative deviation from the theoretical value for any given input condition.
- Differential Linearity is the deviation of an output step from the theoretical value of 1 LSB for any two 2. adjacent digital input codes.
- 1 LSB = 2\*V<sub>REF</sub>/4,096. V<sub>REF</sub> = 0V. 3.
- 4.
- 5. The following power up sequence is recommended: Vss (-5V), Vdd (+5V), VREF.

## PINOUT - 8-PIN PLASTIC DIP & SOIC



## **PIN ASSIGNMENTS**

Pin 1- V<sub>OUT</sub> – Voltage Output.

Pin 2-  $V_{DD}$  – +5V Power Supply Input.

Pin 3- SCLK – Serial Clock Input.

Pin 4- D<sub>IN</sub> – Serial Data Input.

Pin 5- CS – Chip Select Input.

Pin 6-  $V_{ss}$  – 5V Power Supply Input.

Pin 7- GND – Ground.

Pin 8-  $V_{REF}$  – Reference Input.

#### FEATURES...

The **SP9601** is a low power 12–Bit Digital-to-Analog Converter. The converter features ±4.5V output swings with ±5V supplies. The input coding format used is standard offset binary, *Table 1*.

This Digital-to Analog Converter uses a standard 3-wire interface compatible with  $SPI^{\text{\tiny TM}}$ , QSPI and Microwire. The output settling time is specified at 30 $\mu$ s to full 12-bit accuracy when driving a  $5K\Omega$ , 50pF load combination.

The **SP9601** Digital-to-Analog Converter is ideally suited for applications such as ATE, process controllers, robotics and instrumentation. The **SP9601** is available in an 8-pin 0.15" SOIC and 0.3" PDIP packages, specified over commercial and industrial temperature ranges.

#### THEORY OF OPERATION

The **SP9601** consists of four main functional blocks – the input shift register, DAC register, 12-Bit D/A converter and a bipolar output voltage amplifier, *Figure 1*.

The input shift register is used to convert the serial input data stream to a parallel 12–Bit digital word. The input data is shifted on positive clock (SCLK) edges when the Chip Select  $(\overline{CS})$  signal is in the "low" state. The MSB is loaded first and LSB last. No shifting of the input data occurs when the Chip Select  $(\overline{CS})$  signal is in the "high" state.

The DAC register is used to store the digital word which is sent to the DAC. Its value is updated on the positive transition of the Chip Select  $(\overline{CS})$  signal.

In order to reduce the DAC full scale output sensitivity to the large weighting of the MSB's found in conventional R-2R resistor ladders, the 3 MSB's are decoded into 8 equally weighted levels. This reduces the contribution of each bit by a factor of 4, thus, reducing the output sensitivity to mismatches in resistors and switches by the same amount. Linearity errors and stability are both improved for the same reasons.

The DAC itself is implemented with precision thin-film resistors and CMOS transmission gate switches. The resistor network is laser-trimmed to achieve better than 12–Bit accuracy. The D/A converter is used to convert the 12-bit input word to a precision voltage.

	INPUT		OUTPUT	
MSB		LSB		
1111	1111	1111	V <sub>REF</sub> - 1 LSB	
1111	1111	1110	V <sub>REF</sub> - 2 LSB	
1000	0000	0001	0 + 1 LSB	
1000	0000	0000	0	
0000	0000	0001	-V <sub>REF</sub> + 1 LSB	
0000	0000	0000	-V <sub>REF</sub>	
$1 LSB = \frac{2 V_{REF}}{}$				
			2 12	

Table 1. Offset Binary Coding




Figure 1. Detailed Block Diagram

The operational amplifier is a rail-to-rail input, rail-to-rail output CMOS amplifier. It is capable of supplying 5mA of load current in the  $\pm 3$  volt output range. The initial offset voltage is laser-trimmed to improve accuracy. Settling time is 30 $\mu$ s for a full scale output transition to 0.024% accuracy.

The bipolar voltage output of the **SP9601** is created on chip from the DAC output voltage  $(V_{DAC})$  by using an operational amplifier and two feedback resistors connected as shown in Figure 2. This configuration produces a  $\pm 4.5$ V bipolar output range with standard offset binary coding, *Table 1*.

#### **USING THE SP9601**

## **External Reference**

The DAC input resistance is code dependent and is minimum at code 1877 and nearly infinite at code 0. Because of the code-dependent nature of the reference a high quality, low output impedance amplifier should be used to drive the  $V_{\rm REF}$  input.

## **Serial Clock and Update Rate**

The **SP9601** maximum serial clock rate (SCLK) is given by  $1/(t_{CH}+t_{CI})$  which is approximately

12.5 MHz. The digital word update rate is limited by the chip select period, which is 12 X SCLK periods plus the  $\overline{CS}$  high pulse width  $t_{CSW}$ . This is equal to a 1  $\mu s$  or 1 MHz update rate. However, the DAC settling time to 12–Bits is 30  $\mu s$ , which for full scale output transitions would limit the update rate to 33 kHz.

# **Logic Interface**

The **SP9601** is designed to be compatible with TTL and CMOS logic levels. However, driving the digital inputs with TTL level signals will increase the power consumption of the part by  $300~\mu A$ . In order to achieve the lowest power consumption use rail-to-rail CMOS levels to drive the digital inputs.

## Midscale Preset

By holding  $\overline{CS}$  pin low during Power-up, the DAC output can be forced to 0V. Following Power-up, the  $\overline{CS}$  pin should be kept low as the first digital word is shifted into the shift register. When  $\overline{CS}$  pin is set high, the digital word in the shift register (loaded by the last 12 clock cycles) is latched into the DAC register. Thus, the DAC can be forced to go from midscale (1000 0000 0000, on Power-up) to any digital state, without entering an unknown state.




Figure 2. Transfer Function




Figure 3. Timing Diagram




Figure 4. Microwire Connection







Figure 5. SPI Connection



**DNLE, INLE Plots** 





ORDERING INFORMATION			
	Temperature Range	Package	
Monolithic 12-Bit DAC Voltage Output:			
SP9601JN	0°C to +70°C	8-pin, 0.3" Plastic DIP	
SP9601KN	0°C to +70°C	8-pin, 0.3" Plastic DIP	
SP9601JS	0°C to +70°C	8-pin, 0.15" SOIC	
SP9601KS	0°C to +70°C	8-pin, 0.15" SOIC	
	40°C to +85°C		
SP9601BN	40°C to +85°C	8-pin, 0.3" Plastic DIP	
SP9601AS	40°C to +85°C	8-pin, 0.15" SOIC	
SP9601BS	-40°C to +85°C	8-pin, 0.15" SOIC	



SIGNAL PROCESSING EXCELLENCE

#### **Sipex Corporation**

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001

e-mail: sales@sipex.com

#### Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.