## ASSP <br> SWITCHING REGULATOR CONTROLLER

## MB3769A

The Fujitsu MB3769A is a pulse-width-modulation controller which is applied to fixed frequency pulse modulation technique. The MB3769A contains wide band width Op-Amp and high speed comparator to construct very high speed switching regulator system up to 700 kHz . Output is suitable for power MOS FET drive owing to adoption of totem pole output.
The MB3769A provides stand-by mode at low voltage power supply when it is applied in primary control system.

- High frequency oscillator ( $\mathrm{f}=1$ to 700 kHz )
- On-chip wide band frequency operation amplifier (BW $=8 \mathrm{MHz}$ typ.)
- On-chip high speed comparator ( $\mathrm{td}=120 \mathrm{~ns}$ typ.)
- Internal reference voltage generator provides a stable reference supply ( $5 \mathrm{~V} \pm 2 \%$ )
- Low power dissipation ( 1.5 mA typ. at standby mode, 8 mA typ. at operating mode)
- Output current $\pm 100 \mathrm{~mA}( \pm 600 \mathrm{~mA}$ at peak)
- High speed switching operation ( $\mathrm{tr}=60 \mathrm{~ns}, \mathrm{tf}=30 \mathrm{~ns}, \mathrm{CL}=1000 \mathrm{pF}$ typ.)
- Adjustable Dead-time
- On-chip soft start and quick shut down functions
- Internal circuitry prohibits double pulse at dynamic current limit operation
- Under voltage lock out function (OFF to ON: 10 V typ. ON to OFF: 8 V typ.)
- On-chip output shut down circuit with latch function at over voltage
- On-chip Zener diode (15 V)


PIN ASSIGNMENT
(TOP VIEW)


■ ABSOLUTE MAXIMUM RATINGS (See NOTE)

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | Vcc | 20 | V |
| Output Current | Iout | 120 (660*) | mA |
| Operation Amp. Input Voltage | Vin (OP) | Vcc + 0.3 ( $\leq 20$ ) | V |
| Power Dissipation: DIP | PD | 1000** | mW |
|  | Pd | 620*** | mW |
| Operating Temp. : DIP | ToP | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
|  | ToP | -30 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temp. | TSTG | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

$$
\begin{array}{rll}
* & : & \text { Duty } \leq 5 \% \\
* * & : & \text { TA }=25^{\circ} \mathrm{C} \\
* * * & : & \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { FPT package is mounted on the epoxy board. } \\
& (4 \mathrm{~cm} \times 4 \mathrm{~cm} \times 0.15 \mathrm{~cm})
\end{array}
$$

NOTE : Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## BLOCK DIAGRAM

Fig. 1 - MB3769A Block Diagram


■ RECOMMENDED OPERATING CONDITION

| Parameter | SymboL | DIP package |  |  | FPT package |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Power Supply Voltage | Vcc | 12 | 15 | 18 | 12 | 15 | 18 | V |
| Output Current (DC) | Iout | -100 | - | 100 | -100 | - | 100 | mA |
| Output Current (Peak) | IOUT PEAK | -600 | - | 600 | -600 | - | 600 | mA |
| Operation Amp. Input voltage | VINOP | -0.2 | 0 to Vref | Vcc -3 | -0.2 | 0 to Vref | Vcc-3 | V |
| FB Sink Current | ISINK | - | - | 0.3 | - | - | 0.3 | mA |
| FB Source Current | Isource | - | - | 2 | - | - | 2 | mA |
| Comparator Input Voltage | VINC ${ }^{+}$ | -0.3 | 0 to 3 | Vcc | -0.3 | 0 to 3 | Vcc | V |
|  | VINC ${ }^{-}$ | -0.3 | 0 to 2 | 2.5 | -0.3 | 0 to 2 | 2.5 | V |
| Reference Section Output Current | IREF | - | 5 | 10 | - | 2 | 10 | mA |
| Timing Resistor | RT | 9 | 18 | 50 | 9 | 18 | 50 | $\mathrm{k} \Omega$ |
| Timing Capacitor | Cт | 100 | 680 | $10^{6}$ | 100 | 680 | $10^{6}$ | pF |
| Oscillator Frequency | fosc | 1 | 100 | 700 | 1 | 100 | 700 | kHz |
| Zener Current | Iz | - | - | 5 | - | - | 5 | mA |
| Operating Temp. | Top | -30 | 25 | 85 | -30 | 25 | 75 | ${ }^{\circ} \mathrm{C}$ |

## ■ ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=15 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$ )

| Parameter |  |  | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min |  | Typ | Max |  |
| Reference Section | Output Voltage |  |  | Vref | IREF $=1 \mathrm{~mA}$ | 4.9 | 5.0 | 5.1 | V |
|  | Input Regulation |  | $\Delta$ VRIN | $12 \mathrm{~V} \leq \mathrm{Vcc} \leq 18 \mathrm{~V}$ | - | 2 | 15 | mV |
|  | Load Regulation |  | $\Delta$ VRLD | $1 \mathrm{~mA} \leq$ IREF $\leq 10 \mathrm{~mA}$ | - | -1 | -15 | mV |
|  | Temp. Stability |  | $\Delta$ VRtemp | $-30^{\circ} \mathrm{C} \leq \mathrm{TA} \leq 85{ }^{\circ} \mathrm{C}$ | - | $\pm 200$ | $\pm 750$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | Short Circuit Output Current |  | IsC | VREF $=0 \mathrm{~V}$ | 15 | 40 | - | mA |
| Oscillator Section | Oscillator Frequency |  | fosc | $\begin{aligned} & \mathrm{RT}=18 \mathrm{k} \Omega \\ & \mathrm{CT}=680 \mathrm{pF} \end{aligned}$ | 90 | 100 | 110 | kHz |
|  | Voltage Stability |  | $\Delta$ foscin | $12 \mathrm{~V} \leq \mathrm{Vcc} \leq 18 \mathrm{~V}$ | - | $\pm 0.03$ | - | \% |
|  | Temp. Stability |  | $\Delta$ fosc / $\Delta$ T | $-30^{\circ} \mathrm{C} \leq \mathrm{TA} \leq 85{ }^{\circ} \mathrm{C}$ | - | $\pm 2$ | - | \% |
| Dead -time Control Section | Input Bias Current |  | ID |  | - | 2 | 10 | $\mu \mathrm{A}$ |
|  | Max. Duty Cycle |  | Dmax | $\mathrm{Vd}=1.5 \mathrm{~V}$ | 75 | 80 | 85 | \% |
|  | Duty Cycle Set |  | Dset | $\mathrm{Vd}=0.5 \mathrm{VREF}$ | 45 | 50 | 55 | \% |
|  | Input <br> Threshold Voltage | 0\% Duty Cycle | Voo | - | - | 3.5 | 3.8 | V |
|  |  | Max. Duty Cycle | VDM | - | 1.55 | 1.85 | - | V |
|  | Discharge Voltage |  | VDH | $\begin{aligned} & \mathrm{VCC}=7 \mathrm{~V}, \\ & \text { IDTC= }=-0.3 \mathrm{~mA} \end{aligned}$ | 4.5 | - | - | V |
| Error Amplifier Section | Input Offset Voltage |  | VIO (OP) | $\mathrm{V} 3=2.5 \mathrm{~V}$ | - | $\pm 2$ | $\pm 10$ | mV |
|  | Input Offset Current |  | IIO (OP) | $\mathrm{V} 3=2.5 \mathrm{~V}$ | - | $\pm 30$ | $\pm 300$ | nA |
|  | Input Bias Current |  | IIR (OP) | $\mathrm{V} 3=2.5 \mathrm{~V}$ | -1 | -0.3 | - | $\mu \mathrm{A}$ |
|  | Common-Mode Input Voltage |  | VCM (OP) | $12 \mathrm{~V} \leq \mathrm{Vcc} \leq 18 \mathrm{~V}$ | -0.2 | - | Vcc -3 | V |
|  | Voltage Gain |  | AV (OP) | $0.5 \mathrm{~V} \leq \mathrm{V}_{3} \leq 4 \mathrm{~V}$ | 70 | 90 | - | dB |
|  | Band Width |  | BW | $\mathrm{Av}=0 \mathrm{~dB}$ | - | 8 | - | MHz |
|  | Slew Rate |  | SR | $\mathrm{RL}=10 \mathrm{k} \Omega, \mathrm{Av}=0 \mathrm{~dB}$ | - | 6 | - | V/us |
|  | Common-Mode Rejection Rate |  | CMR | $\mathrm{VIN}=0$ to 10 V | 65 | 80 | - | dB |
|  | "H" Level Output Voltage |  | VOH | $13=-2 \mathrm{~mA}$ | 4.0 | 4.6 | - | V |
|  | "L" Level Output Voltage |  | VoL | $\mathrm{I} 3=0.3 \mathrm{~mA}$ | - | 0.1 | 0.5 | V |

## ELECTRICAL CHARACTERISTICS (Continued)

$\left(\mathrm{VcC}=15 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}\right)$

|  | Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Current Comparator | Input Offset Voltage | VIo (C) | $\mathrm{VIN}=1 \mathrm{~V}$ | - | $\pm 5$ | $\pm 15$ | mV |
|  | Input Bias Current | IIB (C) | $\mathrm{VIN}=1 \mathrm{~V}$ | -5 | -1 | - | $\mu \mathrm{A}$ |
|  | Common-Mode Input Voltage | Vcm (C) | - | 0 | - | 2.5 | V |
|  | Voltage Gain | Av (C) | - | - | 200 | - | V/V |
|  | Response Time | td | 50 mV over drive | - | 120 | 250 | ns |
| PWM Comparator Section | 0\% Duty Cycle | Vopo | $\begin{gathered} \mathrm{RT}=18 \mathrm{k} \Omega \\ \mathrm{CT}=680 \mathrm{pF} \end{gathered}$ | - | 3.5 | 3.8 | V |
|  | Max. Duty Cycle | VOPM |  | 1.55 | 1.85 | - | V |
| Output Section | "H" Level Output Voltage | VH | IOUT $=-100 \mathrm{~mA}$ | 12.5 | 13.5 | - | V |
|  | "L" Level Output Voltage | VL | IOUT $=100 \mathrm{~mA}$ | - | 1.1 | 1.3 | V |
|  | Rise Time | tr | $C \mathrm{~L}=1000 \mathrm{pF}, \mathrm{RL}=\infty$ | - | 60 | 120 | ns |
|  | Fall Time | tf | $\mathrm{CL}=1000 \mathrm{pF}, \mathrm{RL}=\infty$ | - | 30 | 80 | ns |
| Over <br> Voltage Detector | Threshold Voltage | Vovp | - | 2.4 | 2.5 | 2.6 | V |
|  | Input Current | IIOVP | $\mathrm{VIN}=0 \mathrm{~V}$ | -1.0 | -0.2 | - | $\mu \mathrm{A}$ |
|  | Vcc Reset | Vcc RSt | - | 2.0 | 3.0 | 4.5 | V |
| Under Voltage Out Stop | Off to On | VTHH | - | 9.2 | 10.0 | 10.8 | V |
|  | On to Off | VTHL | - | 7.2 | 8.0 | 8.8 | V |
| Supply Current | Standby * | ISTB | $\mathrm{RT}=18 \mathrm{k} \Omega$ <br> 4 pin Open | - | 1.5 | 2.0 | mA |
|  | Operating | Icc | $\mathrm{RT}_{\mathrm{T}}=18 \mathrm{~kW}$ | - | 8.0 | 12.0 | mA |
|  | Zener Voltage | Vz | $\mathrm{lz}=1 \mathrm{~mA}$ | - | 15.4 | - | V |
|  | Zener Current | Iz | $\mathrm{V}_{11-7}=1 \mathrm{~V}$ | - | 0.03 | - | mA |

* $: \mathrm{Vcc}=8 \mathrm{~V}$


Fig. 3 - MB3769A Operating Timing


## FUNCTIONS

## 1. Error Amplifier

The error amplifier detects the output voltage of the switching regulator.
The error amplifier uses a high-speed operational amplifier with an 8 MHz bandwidth (typical) and $6 \mathrm{~V} / \mathrm{ms}$ slew rate (typical). For ease of use, the common mode input voltage ranges from -0.2 V to $\mathrm{Vcc}-3 \mathrm{~V}$. Figure 4 shows the equivalent circuit.


## 2. Overcurrent Detection Comparator

There are two methods for protection of the output transistor of this device from overcurrents; one restricts the transistor's ontime if an overcurrent that flows through the output transistor is detected from an average output current, and the other detects an overcurrent in the external transistor (FET) and shuts the output down instantaneously. Using average output currents, the peak current of the external transistor (FET) cannot be detected, so an output transistor with a large safe operation area (SOA) margin is required.
For the method of detecting overcurrents in the external transistor (FET), the output transistor can be protected against a shorted filter capacitor or power-on surge current.
The MB3769A uses dynamic current limiting to detect overcurrents in the output transistor (FET). A high-speed comparator and flip-flop are built-in.
To detect overcurrents, compare the voltage at $+\mathbb{N}(C)$ of current detection resistor connected the source of the output transistor (FET), with the reference voltage (connected to $-\operatorname{IN}(\mathrm{C})$ ) using a comparator. To prevent output oscillation during overcurrent, flip-flop circuit protects against double pulses occurring within a cycle.
The output of overcurrent detector is ORed with other signals at the PWM comparator. See the example Application Example for details on use.
Figure 5 shows the equivalent circuit of the over-current detection comparator.

Fig. 5 - MB3769A Equivalent Circuit Over Current Detection Comparator


## 3. DTC: Dead Time Control (Soft-Start and Quick Shutdown)

The dead time control terminal and the error amplifier output are connected to the PWM comparator.
The maximum duty cycle for VDTC (voltage applied to pin 4) is obtained from the following formula (approximate value at low frequency):

$$
\text { Duty Cycle }=(3.5-\text { VDTC }) \times 50(\%)[0 \% \leq \text { duty cycle } \leq \operatorname{DMAX}(80 \%)]
$$

The dead time control terminal is used to provide soft start.
In Figure 6, the DTC terminal is connected to the Vref terminal through R and C. Because capacitor C does not charge instantaneously when the power is turned on, the output transistor is kept turned off. The DTC input voltage and the output pulse width increase gradually according to the RC time constant so that the control system operates safely.

Fig. 6 - MB3769A Soft Start Function


The quick shutdown function prevents soft start malfunction when the power is turned off and on quickly. After the power is shut down, soft start is disabled because the DTC terminal has low electric potential from the beginning if the power is turned on again before the capacitor is discharged. The MB3769A prevents this by turning on the discharge transistor to quickly discharge the capacitor in the stand-by mode.

## 4. Triangular Wave Oscillator

The oscillation frequency is expressed by the following formula:

$$
\text { fosc } \simeq \frac{1}{0.8 \times \mathrm{CT} \times \mathrm{RT}+0.0002 \mathrm{~ms}}[\mathrm{kHz}] \begin{aligned}
& \mathrm{CT}: \\
& \mathrm{RT}: \mathrm{kF} \\
& \mathrm{RT}
\end{aligned}
$$

For master/slave synchronized operation of several MB3769As, the Ст and RT terminals of the master MB3769A are connected in the usual way and the CT terminals of the master and slave device (s) are connected together. The slave MB3769A's RT terminal is connected to it's Vref terminal to disable the slave's oscillator. In this case, set $50 / \mathrm{nk} \Omega$ ( n is the number of master and slave ICs) to the upper limit of RT so that internal bias currents do not stop the master oscillation.

Fig. 7 - MB3769A Synchronized Operation


## 5. Overvoltage Detector

The overvoltage detection circuit shuts the system power down if the switching regulator's output voltage is abnormal or if abnormal voltage is appeared. The reference voltage is 2.5 V (VREF /2). The system power is shut down if the voltage at pin 13 rises above 2.5 V . The output is kept shut down by the latching circuit until the power supply is turned off (see Figure 3).

## 6. Stand-by Mode and Under-Voltage Lockout (UVLO)

Generally, VGS $>6$ to 8 V is required to use power MOSFET for switching. UVLO is set so that output is on at $\mathrm{Vcc} \geq 10 \mathrm{~V}$ (standard) when the power is turned on and is off at $\mathrm{Vcc} \leq 8 \mathrm{~V}$ (standard) when the power is turned off.
In the stand-by mode, the power supply current is limited to 2 mA or less when the output is inhibited by the UVLO circuit. When the MB3769A is operated from the 100 VAC line, the power supply current is supplied through resistor R (Figure 8). That is, the IC power supply current is supplied by the AC line through resistor $R$ until operation starts. Current is then supplied from the transformer tertiary winding, eliminating the need for a second power supply.
Two volts (typical) of hysteresis are provided for return from operation mode to stand-by mode not to return to stand-by mode until output power is turned on or to avoid malfunction due to noise.


## 7. Output Section

Because the output terminal (pin 9) carries a large current, the collector and emitter of the output transistor are brought out to the VH and VL terminals. In principle, VH is connected to VCC and VL is connected to GND, but VH can be supplied from another power supply ( 4 to 18 V ). Note that VL and GND should be connected as close to the IC package as possible. A capacitor of $0.1 \mu \mathrm{~F}$ or more is inserted between VH and VL (see Figure 9).

Fig. 9 - MB3769A Typical Connection Circuit Of Output


## APPLICATION EXAMPLE



## Overcurrent Protection Circuit

The waveform at the output FET source terminal is shown in Figure 11. The RC time constant must be chosen so that the voltage glitch in the waveform does not cause erroneous overcurrent detection. This time constant is should be from 5 to 100 ns. A detection current value depends on $R$ or $C$ because a waveform is weakened. To keep this glitch as small as possible, the rectifiers on the transformer secondary winding must be the fast-recovery type.

Fig. 11 - MB3769A Output FET Source Point


Fig. 12 -Primary Control


## SHORT PROTECTION CIRCUIT

The system power can be shut down to protect the output against intermittent short-circuits or continuous overloads. This protection circuit can be configured using the OVP input as shown in Figure 14.

Fig. 14 -Case I. (Over Protection Input) Primary Mode


Fig. 15 -Case II. (Over Protection Input) Secondly Mode


## HOW TO SYNCHRONIZE WITH OUTSIDE CLOCK

The MB3769A oscillator circuit is shown in Figure 16. Ст charge and discharge currents are expressed by the following formula:

$$
\mathrm{ICT}= \pm 2 \times \mathrm{I} 1= \pm \frac{5 \mathrm{~V}}{\mathrm{RT}}
$$



This circuit shows that if the voltage at the CT terminal is set to 1.5 V or less, one oscillation cycle ends and the next cycle starts. An example of an external synchronous clock circuit is shown in Figure 17.

Fig. 17 -Typical Connection of Synchronized Outside Clock Circuit

tcycle $=2.5 \mu \mathrm{~s}(\mathrm{fEXT}=400 \mathrm{kHz})$
$\mathrm{tP}=0.5 \mu \mathrm{~s}$
RT $=11 \mathrm{k} \Omega$

The Figure 18 shows the Cт terminal waveform.
VTH may be near 2.5 V . In this case, the maximum duty cycle is restricted as shown in the formula below if $t P^{\prime}=0$.
$D_{\max }=\frac{(3.5-1.85)+(3.5-\mathrm{VTH})}{(3.5-\mathrm{VL})+(3.5-\mathrm{VTH})} \leq 59 \%(\mathrm{VL}=0 \mathrm{~V}$ : No clamp circuit) When $\mathrm{VTH}=2.5 \mathrm{~V}, \mathrm{CT}$ can be provided by followings.

Fig. 18 -Voltage Waveform at $\mathbf{C T}$

tcycle - tP $=\frac{1}{\text { fosc }} \times \frac{(3.5-\mathrm{VL})+(3.5-\mathrm{VTH})}{\operatorname{fOSC}(3.5-1.5) \times 2}$

$$
\begin{aligned}
& \text { fosc } \simeq \frac{1}{0.8 \times \mathrm{CT} \times \mathrm{RT}} \\
& \text { CT } \simeq \frac{1}{0.8 \times \mathrm{RT}} \times \frac{4}{4.5-\mathrm{VL}} \quad(\text { tcycle }-\mathrm{tp})[\mathrm{pF}](\mathrm{RT}: \mathrm{k} \Omega, \text { tcycle, tP: ns })
\end{aligned}
$$

Make VL high for a large duty cycle for the clamp circuit. The circuits below can be used because the clamp voltage must be much lower than 1.5 V .

Fig. 19 -Clamp Circuit


In circuit $A, R 1$ and $R 2$ must be determined considering the effects of $t p, R$, or RT.
The transistor saturation voltage must be very small ( $<0.15 \mathrm{~V}$ ) for any clamp circuit, so a transistor with a very small VcE (sat) should be used.

Fig. 20


Vp (5 V/div)

Ct (1 V/div)
GND Level (CT)

## 1.No Clamp Circuit (Connect with GND) <br> $C T=150 \mathrm{pF}+$ Prove Capacitor ( $\simeq 15 \mathrm{pF}$ ) $\mathrm{RT}=11 \mathrm{k} \Omega$



OUT (10 V/div)

Fig. 21


VP (5 V/div)
CT (1 V/div)

Fig. 22


## 3.Clamp Circuit B (Apply MB3761)

$\mathrm{CT}=220 \mathrm{pF}+$ Prove capacitor ( $\simeq 15 \mathrm{pF}$ )
$\mathrm{RT}=11 \mathrm{k} \Omega$


Fig. 23 -Test Circuit


## TYPICAL PERFORMANCE CHARACTERISTICS



## - TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



- TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


Fig. 39 -OVP Latch Standby Power Supply Current vs. Temp.


Fig. 40 -OVP Supply Voltage Reset vs. Temp.


16-LEAD PLASTIC DUAL IN-LINE PACKAGE
(CASE No.: DIP-16P-M04)



## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 1015, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329

## North and South America

## FUJITSU MICROELECTRONICS, INC.

Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

## Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road,
Plaza By The Park,
\#06-04 to \#06-07
Singapore 189554
Tel: 336-1600
Fax: 336-1609

All Rights Reserved.
Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support.

## F9601

© FUJITSU LIMITED Printed in Japan

