

F2F MAGNETIC STRIPE ENCODING CARD READER**DESCRIPTION**

The M54910P is an I^2L semiconductor integrated circuit consisting of an F2F demodulator for magnetic stripe card readers.

FEATURES

- Low power dissipation (18mA typ)
- Ignore bit select input (bits 2, 8)
- Open collector output
- Wide operating temperature range $T_a = -20 \sim +75^\circ C$

APPLICATION

Magnetic stripe card readers

FUNCTION

The data signal from a magnetic stripe card is read by a magnetic head and enters the M54910P via inputs HD-1 and HD-2. The signal is analog processed by amplifier OP1, peak detector OP2 and waveform regenerator OP3 to demodulate the F2F pattern signal. The specific bit numbers set by input BSL are ignored, and the data is digitally processed to output card loading signal CLS, demodulated clock signal RCL, and demodulated data signal RDP.

CLS becomes low when two rising and falling edges of the F2F pattern signal RDD are counted (eight if BSL is high). If no input data is detected for a specified period, CLS returns to high. RCL is a clock signal whose period cor-

PIN CONFIGURATION (TOP VIEW)

RESET INPUT	RST → 1	V _{cc}	POWER SUPPLY
F2F PATTERN I/O	RDD ↔ 2	RX	OSCILLATOR RESISTOR
PEAK SENSE OUTPUT	RSO 3	CX1	OSCILLATOR CAPACITOR
PEAK SENSE INPUT	PSI 4	CX2	OSCILLATOR CAPACITOR
AMPLIFIER OUTPUT	AMP 5	BSL	IGNORE BIT SELECT INPUT
AMP (+) INPUT	HD2 → 6	→ CLS	CARD LOADING SIGNAL OUTPUT
AMP (-) INPUT	HD1 → 7	→ RDP	READ DATA PULSE OUTPUT
GND	GND 8	→ RCL	READ CLOCK OUTPUT


Outline 16P4

ponds to T_B , the duration of one data bit when the card speed is constant.


If T_{Bn} is the duration of a particular bit, \overline{RCL} will be high for a period of $2/3 T_{Bn-1}$. When the bit value is 1, \overline{RDP} is set low by the timing of RDD. In other words, while \overline{RCL} is high, it can respond to a change of state in RDD. This means that even if the card speed changes, (typically 10~150cm/s) where T_{Bn} satisfies the following formula.

$$2/3 T_{Bn-1} < T_{Bn} < 4/3 T_{Bn}$$

The T_B is counted by the oscillator period T_{osc} .

BLOCK DIAGRAM

MITSUBISHI (DGTL LOGIC)


F2F MAGNETIC STRIPE ENCODING CARD READER**I/O CIRCUIT CHART****PIN DESCRIPTION**

pin number	Symbol	Name	Description
1	<u>RST</u>	Reset input	Resets when low. When not used, reset is performed as required by internal logic.
2	<u>RDD</u>	F2F pattern I/O	Monitor input/output of F2F pattern reformed magnetic head signal.
3	<u>PSO</u>	Peak sense output	A resistor and capacitor are connected in parallel between PSI and PSO to set the negative feedback impedance of the peak sense circuit.
4	<u>PSI</u>	Peak sense input	Refer to PSO and AMP
5	<u>AMP</u>	Amp output	A resistor and capacitor are connected between PSI and AMP to set the peak sense circuit.
6	<u>HD2</u>	Amp (+) input	The magnetic head is connected between HD1 and HD2.
7	<u>HD1</u>	Amp (-) input	Same as above.
8	<u>GND</u>	GND	
9	<u>RCL</u>	Read clock output	Clock output after F2F demodulation.
10	<u>RDP</u>	Read data pulse output	Data output after F2F demodulation.
11	<u>CLS</u>	Card loading signal output	Becomes low while a card is running.
12	<u>BSL</u>	Ignore bit select input	2 bit are ignored when low, 8 bits when high.
13	<u>CX2</u>	Oscillator capacitance	A capacitor is connected between CX1 and CX2 to set the oscillator frequency.
14	<u>CX1</u>	Oscillator capacitance	Same as above
15	<u>RX</u>	Oscillator resistance	A resistor is connected between Vcc and RX to set the oscillator current.
16	<u>Vcc</u>	Power supply	

MITSUBISHI (DGTL LOGIC)

F2F MAGNETIC STRIPE ENCODING CARD READER

TIMING DIAGRAM

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{cc}	Supply voltage		-0.5 ~ +6	V
V_i	Input voltage	RST, PDD, BSL	-0.5 ~ V_{cc}	V
V_o	Output voltage	When CLS, RDP and RCL are high	-0.5 ~ V_{cc}	V
P_d	Power dissipation		150	mW
T_{opr}	Operating temperature		-20 ~ +75	°C
T_{stg}	Storage temperature		-55 ~ +125	°C

F2F MAGNETIC STRIPE ENCODING CARD READER

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)


Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	RST, RDD, BSL	2	V_{CC}	V
V_{IL}	Low-level input voltage	RST, RDD, BSL	0	0.8	V
I_{OL}	Low-level output current	CLS, RDP, RCL		16	mA
V_{OH}	High-level output voltage	When CLS, RDP and RCL are high.		V_{CC}	V
V_{ID}	Differential input voltage	HD1, HD2	2.5	80	mV _{PP}
f_{IN}	Input frequency	HD1, HD2	0.4	20	kHz
f_{OSC}	Oscillator frequency	$f_{osc} = \frac{1}{T_{osc}} = \frac{1}{2R_X C_X}$			kHz
R_X			15		kΩ
C_X		When recording density is 210 BPI	68		pF
C_{PS}		When recording density is 210 BPI	0.022		μF
C_{NF}		When recording density is 210 BPI	1000		pF
R_{NF}		When recording density is 210 BPI	680		kΩ

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Test circuit	Limits			Unit
				Min	Typ	Max	
I_{CC}	Circuit current	V_{CC}	$V_{CC}=5.5\text{V}, V_{IN}=80\text{mV}_{PP}, f_{IN}=20\text{kHz}$	1		25	mA
I_{IL}	Low-level input current	RST, RDD, BSL	$V_{CC}=5.5\text{V}, V_{IL}=0.4\text{V}$	5	-50	-200	μA
I_{IH}	High-level input current	RST, RDD, BSL	$V_{CC}=5.5\text{V}, V_{IH}=5.5\text{V}$	5		40	μA
V_{OL}	Low-level output voltage	CLS, RDP, RCL	$V_{CC}=4.5\text{V}, I_{OL}=16\text{mA}$	6		0.4	V
I_{OL}	High-level output current	CLS, RDP, RCL	$V_{CC}=5.5\text{V}, V_{OH}=5.5\text{V}$	6		200	μA
R_{IN}	Input resistance	HD1, HD2	$V_{CC}=5\text{V}, \Delta V_{IN}=40\text{mV}$	3	1.7	4.2	kΩ
V_R	Reference voltage	AMP	$V_{CC}=5\text{V}$	4	2.25	2.75	V
G_{V1}	Voltage gain 1	Amplifier circuit	$V_{CC}=5\text{V}, V_{IN}=80\text{mV}_{PP}, f_{IN}=1\text{kHz}$	2	24	30	V/V
G_{V2}	Voltage gain 2	Amplifier circuit	$V_{CC}=5\text{V}, V_{IN}=80\text{mV}_{PP}, f_{IN}=20\text{kHz}$	2	21	30	V/V
V_{OPP}	Maximum output voltage	Amplifier circuit	$V_{CC}=5\text{V}, f_{IN}=20\text{kHz}$	2	2.6		V_{PP}
I_{IB}	Input bias current	PSI	$V_{CC}=5\text{V}$	3		-0.2	μA
V_{CL}	Clamp voltage	Peak sense circuit	$V_{CC}=5\text{V}, V_{IN}=80\text{mV}_{PP}, f_{IN}=1\text{mHz}$	1	0.8	2.4	V_{PP}
V_{TH}	Threshold voltage	Waveform regenerator circuit	$V_{CC}=5\text{V}$	4	±0.15	±0.26	V
DF	Duty factor	Peak sense circuit	$V_{CC}=5\text{V}, V_{IN}=2.5\text{mV}_{PP}, f_{IN}=1\text{kHz}$	1	40	60	%
f_{OSC}	Oscillator frequency	Oscillator circuit	$V_{CC}=5\text{V}, R_X=15\text{kΩ}, C_X=68\text{pF}$	4	380	600	kHz
Td_1	Delay time 1		$V_{CC}=5\text{V}$	7		$T_{osc}+2$	μs
Td_2	Delay time 2		$V_{CC}=5\text{V}$	7		$3T_{osc}+2$	μs
Td_3	Delay time 3		$V_{CC}=5\text{V}$	7		$3T_{osc}+4$	μs
Td_4	Delay time 4		$V_{CC}=5\text{V}$	7		$12294T_{osc}+0.5$	μs

F2F MAGNETIC STRIPE ENCODING CARD READER

APPLICATION EXAMPLE




Note : The following procedure allows RDD to be used as an input.

- 1) Short circuit HD1 and HD2.
- 2) Leave AMP and PSO open.
- 3) Connect resistor R_{PS} (5kΩ to 50kΩ) between PSI and GND.


F2F MAGNETIC STRIPE ENCODING CARD READER

TEST CIRCUIT ($R_x=15k\Omega$, $C_x=68pF$, $C_{PS}=0.022\mu F$, $C_{NF}=1000pF$, $R_{NF}=680k\Omega$, unless otherwise noted)




F2F MAGNETIC STRIPE ENCODING CARD READER

5 • I_{IL}, I_{IH} TEST



6 • V_{OL}, I_{OH} TEST



* Apply the appropriate pattern to set the test pin either high or low.

7 • $T_{d1}, T_{d2}, T_{d3}, T_{d4}$ TEST

