

No. 4464A

LC72140, LC72140M

PLL Frequency Synthesizers

Overview

The LC72140 and LC72140M are high-performance, phase-locked loop (PLL) frequency synthesizers that operate over the VHF, MW and LW wave bands. They feature excellent frequency tracking, making them ideal as a reference frequency source for use in AM/FM radio receivers.

The LC72140 and LC72140M operate from a 5 V supply. The LC72140 is available in 24-pin DIPs, and the LC72140M, in 24-pin MFPs.


Features

- High-speed programmable dividers for
 - 10 to 160 MHz on FMIN using pulse swallower
 - 0.5 to 40.0 MHz on AMIN using pulse swallower and direct division
- General-purpose counters (used together with the SD in IF count mode)
 - HCTR for 0.4 to 25.0 MHz frequency measurement
 - LCTR for 10 to 500 kHz frequency measurement and 1 Hz to 20 kHz period measurement
- 4.5 or 7.2 MHz crystal
- Twelve selectable reference frequencies (1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 25, 30, 50 and 100 kHz)
- Phase comparator
 - · Insensitive band control
 - · Unlock detection
 - Sub-charge pump for high-speed locking
 - · Deadlock clear circuit
- C2B input/output data interface
- Power-ON reset circuit
- Built-in MOS transistor for a low-pass filter
- Inputs/outputs (using five general-purpose input/ output ports)
 - · Maximum of seven inputs
 - Maximum of seven outputs (three n-channel open-drain and four CMOS outputs)
- 5 V supply
- 24-pin DIP (LC72140) and 24-pin MFP (LC72140M)


Package Dimensions

Unit: mm


3067-DIP24S




3112-MFP24S



Pin Assignment



Block Diagram



Pin Functions

Number	Name	Equivalent circuit	Function
1	XOUT		4.5 or 7.2 MHz crystal oscillator output
24	XIN		4.5 or 7.2 MHz crystal oscillator input
2	CE	■	Chip-enable input
3	ום	■	Data input from microcontroller
4	CL	■	Clock input
5	DO	■	Data output to microcontroller
6	07		OUT7 flag output
7	O6	- 4 <u>-</u>	OUT6 flag output
8	I/O5		General-purpose input/output ports 4 and 5
9	1/04		College purpose impulication parts 4 and 6
10	1/03		
11	· I/O2	<u>"</u> "	General-purpose input/output ports 1 to 3
12	I /O1	E	
13	LCTR/I7		Period or frequency measurement general-purpose counter input and input port 7

Number	Name	Equivalent circuit	Function
14	HCTR/I6		Frequency measurement general-purpose counter input and input port 6
15	VDD		Supply voltage
16	AMIN		AM band local oscillator signal input
17	FMIN		FM band local oscillator signal input
19	PD1		
20	PD0	—	Phase-detector charge pump outputs
21	AIN		Analog low-pass filter transistor input
22	AOUT	**************************************	Analog low-pass filter transistor output
18, 23	VSS		Ground

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage range	V _{DD}	-0.3 to +7.0	٧
CE, CL and DI input voltage range	V _{IN1}	-0.3 to +7.0	V
VO1 to I/O3 input voltage range	V _{IN2}	-0.3 to +15.0	V
Input voltage range for all other pins	Vins	-0.3 to V_{DD} + 0.3	V
DO output voltage range	V _{OUT1}	-0.3 to +7.0	V
I/O1 to I/O3 and AOUT output voltage range	V _{OUT2}	-0.3 to +15.0	v

Parameter	Symbol	Ratings	Unit	
Output voltage range for all other pins	V _{ОUТ3}	-0.3 to V _{DD} + 0.3	V	
I/O4, I/O5, O6 and O7 output current range	louti	0 to 3.0	mA	
I/O1 to I/O3, DO and AOUT output current range	I _{OUT2}	0 to 6.0	mA	
		350 (DIP24S, T _a ≤ 85 °C)		
Power dissipation	P _D	160 (MFP24S, T _a ≤ 85 °C)	mW	
Operating temperature range	Topr	-40 to +85	°C	
Storage temperature range	T _{stg}	-55 to +125	°C	

Allowable Operating Ranges

 $T_a = 25$ °C, $V_{SS} = 0$ V

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{DD}	5	٧
Supply voltage range	V _{DD1}	4.5 to 5.5	٧

Electrical Characteristics

 $T_a = -40$ to +85 °C, $V_{DD} = 4.5$ to 5.5 V, $V_{ss} = 0$ V unless otherwise noted

Parameter		Conditions		Ratings	Ratings			
Parameter	Symbol	Conditions	min	typ	max	- Unit		
		f _{IN2} = 160 MHz, V _{IN2} = 100 mV, f _{XTAL} = 7.2 MHz, f _{IN4} = 25 MHz, V _{IN4} = 40 mV	-	10	15	mA		
Supply current	loo	PLL inhibited, crystal oscillator running, fxtal = 7.2 MHz	_	0.5	-			
		PLL inhibited, crystal oscillator stopped	-	_	10	μА		
CL, CE, DI, I/O1 to I/O5, HCTR/I6 and LCTR/I7 LOW-level input voltage	V _{IL1}		0	-	0.8	٧		
LCTR/I7 LOW-level input voltage	V _{IL2}	Pulse wave, period measurement	0	_	0.8	٧		
CE, CL., DI and I/O1 to I/O3 HIGH-level input voltage	V _{iH1}		2.2	-	6.5	٧		
VO4, VO5, HCTR/I6 and LCTR/I7 HIGH-level input voltage	V _{IH2}		2.2	-	V _{DD}	٧		
LCTR/I7 HIGH-level input voltage	V _{IH3}	Pulse wave, period measurement	2.2	_	V _{DD}	٧		
XIN rms input amplitude	V _{IN1}		0.2	-	1.5	V		
FMIN rms input amplitude		50 ≤ f < 130 MHz. See Programmable Divider section.	0.07	-	1.5	ļ		
	V _{IN2}	10 ≤ f < 50 and 130 ≤ f ≤ 160 MHz. See Programmable Divider section.	0.10	_	1.5	V		

		O distance		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
		2 ≤ f < 25 MHz. See Programmable Divider section.	0.04	-	1,5	
AMIN rms input amplitude	V _{IN3}	25 ≤ f ≤ 40 MHz. See Programmable Divider section.	0.07	-	1.5	v
мини тиз присапрацое	¥ IN3	0.5 ≤ f < 2.5 MHz. See Programmable Divider section.	0,04	-	1.5	ľ
		2.5 ≤ f ≤ 10 MHz. See Programmable Divider section.	0.07	-	1.5	
HCTR/I6 rms input amplitude	V _{IN4}		0.04	-	1.5	٧
LCTR/I7 rms input amplitude	V _{IN5}		0.04	-	1.5	٧
PD0, PD1, I/O4, I/O5, O6 and O7 LOW-level output voltage	V _{OL1}	lo = 1 mA	_	-	1.0	٧ .
I/O1 to I/O3 and DO LOW-level output voltage	V _{OL2}	l _O = 5 mA	-	-	1.0	V
AOUT LOW-level output voltage	V _{OL3}	I _O = 1 mA, V _{AIN} = 1.3 V	-	-	0.5	٧
AIN LOW-level output voltage	V _{OL4}	1 ₀ = 1 mA	-	0.7	1.5	٧
PD0, PD1, I/O4, I/O5, O6 and O7 HIGH-level output voltage	V _{ОН1}	l _O = 1 mA	V _{DD} - 1.0	-	_	v
AIN HIGH-level output voltage	V _{OH2}	I _O = 1 mA	V _{DD} - 1.5	V _{DD} - 0.7	_	٧
DO output voltage	V _{OUT1}		0	-	6.5	٧
I/O1 to I/O3 and AOUT output voltage	V _{OUT2}		0	-	13	V
CE, CL and DI LOW-level input current	111,1	V _{IN} = 0 V	-	-	5.0	μА
I/O1 to I/O5 LOW-level input current	l _{(L2}	V _{IN} = 0 V	-	-	5.0	μА
HCTR/I6 and LCTR/I7 LOW-level input current	lita	V _{IN} = 0 V	-	-	5.0	μА
XIN LOW-level input current	l _{1L4}	V _{IN} = 0 V	3.5	-	11	μΑ
FMIN, AMIN, HCTR/i6 and LCTR/i7 LOW-level input current	lils	V _{IN} = 0 V	6.0	-	18	μΑ
CE, CL and DI HIGH-level input current	іні	V _{IN} = 6.5 V	-		5.0	μА
VO1 to VO3 HIGH-level input current	l _{IH2}	V _{IN} = 13 V	_	_	5.0	μΑ
I/O4, I/O5, HCTR/I6 and LCTR/I7 HIGH-level input current	l _{IH3}	V _{IN} = V _{DD}	-	-	5.0	μА
XIN HIGH-level input current	l _{H4}	VIN = VDD	3.5	-	11	μА
FMIN, AMIN, HCTR/I6 and LCTR/I7 HIGH-level input current	l _{IH5}	V _{IN} = V _{DD}	6.0	_	18	μΑ
XIN input frequency	fini	Sine wave, capacitive coupling	1.0	-	8.0	MHz
FMIN input frequency	t _{IN2}	Sine wave, capacitive coupling	10	~	160	MHz
AMIN input frequency	f _{IN3}	Sine wave, capacitive coupling	0.5	-	40.0	MHz

LC72140, LC72140M

Davamatas	Cumbal	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Onit
HCTR/I6 input frequency	fiN4	Sine wave, capacitive coupling	0.4	-	25	MHz
LCTD#7 input fraguage	6	Sine wave, capacitive coupling	10	-	500	kHz
LCTR/I7 input frequency	fins	Period measurement, pulse wave, DC coupling	0.001	-	20.0	KΠZ
Crystal oscillator frequency	fxtal	Crystal impedance ≤ 120 Ω	4.0	_	8.0	MHz
CE, CL, DI and LCTR/17 hysteresis width	V _H		-	0.1V _{DD}	_	٧
XIN internal resistance	R _{f1}		-	1.0	-	МΩ
FMIN internal resistance	R ₁₂		-	500	<u>-</u>	kΩ
AMIN internal resistance	Rß		-	500	-	kΩ
HCTR/I6 internal resistance	R _{[4}		-	500	-	kΩ
LCTR/I7 internal resistance	R _{f5}		-	500	_	kΩ
AIN sub-charge pump internal resistance	R1S		-	500	-	Ω
I/O1 to I/O3 and AOUT output leakage current	loff1	V _O = 13 V	-		5.0	μА
DO output leakage current	loff2	V _O = 6.5 V	Į	_	5.0	μΑ
PD0, PD1 and AIN tristate LOW-level leakage current	loffl	V _O = 0 V	-	0.01	200	nA
PD0, PD1 and AlN tristate HIGH-level leakage current	1065Н	Vo = VDD	-	0.01	200	An
FMIN input capacitance	C _{IN}		-	6	-	pF
DI to CL data setup time	tsu		0.45	-	1	μs
DI to CL data hold time	thD		0.45	_	_	μs
CL LOW-level clock pulsewidth	t _C L		0.45	-	ı	μs
CL HIGH-level clock pulsewidth	tсн		0.45	_	ŧ	μs
CL to CE chip enable wait time	t _{EL}		0.45	-	-	μs
CE to CL chip enable setup time	tes		0.45	-	-	μs
CL to CE chip enable hold time	t _{EH}		0.45	-	-	μs
Chip enable to data latch time	t.c ·		-	-	0.45	με
CL to DO data output time	toc	Donards on sulliva vasi-tes			0.2	110
CE to DO data output time	Įрн	Depends on pull-up resistor	-	_	J	μs

Functional Description

Serial Data Input

The LC72140 and LC72140M operating parameters are initialized by two 40-bit data words on the serial data input, DI, as shown in Figures 1 and 2 and Table 1.




Figure 1. Input data word IN1




Figure 2. Input data word IN2

Table 1. Input data functions

Name		Related bits			
		ne divider ratio, own in Tables 2 a	ind 3. P0 to P3 a	ge and Isb are determined by the setting of the DVS are ignored if P4 is the Isb.	
	DVS				
	1	×	P0	272 to 65535	
	0	1	P0	272 to 65535	
	0	0	P4	4 to 4095	
P0 to P15, SNS, DVS	Note × = don't care		-		
	Table 3. Frequ	ency range	settings		
	DVS	SNS	Input port	Input frequency range	
	1	×	FMIN	10 to 160 MHz	
	0	1	AMIN	2 to 40 MHz	
	0	0	AMIN	0.5 to 10 MHz	
	Note × = don't care				
	Charge pump contr Bits PDC0 and PD connected to the g- PD1 (main charge Table 4. Charge	C1 control the ate of the lowp pump) to build	ass filter transi a fast locking		
PDC0, PDC1	PDC0	PDC1		Charge pump state	ULO, UL1, DLC
PDOU, PDO1	0	×	High-ia	pedance	OLO, OLI, DEG
	1	1	Opera	ing (operates continuously)	
	1	0	Opera:	ing (when PLL is unlocked)	
	Note × = don't care				

Table 1. Input data functions-continued

Name	Function										
	Bits R0 to	Reference frequency select Bits R0 to R3 disable the PLL or select the reference frequency as shown in Table 5. Table 5. Reference frequency selection									
	R ₃	R ₂	R ₁	R ₀	Reference frequency (kHz)						
	0	0	0	0	100]					
	0	0	0	1	50						
	0	0	1	0	25	!					
	0	0	1	1	25						
	0	1	0	0	12.5						
	0	1	0	1	6.25						
R0 to R3	0	1	1	0	3.125						
110 10 110	0	1	1	1	3.125						
	1	0	0	0	10						
	1	0	0	1	9						
	1	0	1	0	5						
	1	0	1	1	1						
	1	1	0	0	3						
•	1	1	0	1	30						
	1	1	1	0	PLL inhibited and crystal oscillator stopped						
	1	1	1	1	PLL inhibited						

Table 1. Input data functions-continued

Name				Function		Related bits	
	6 and 7.	, DT1, ILO and	d IL1 control	the mode of outputs DO and ag selection	I/O5 as shown in Tables		
	ULD	DT1	DT0	DO	I/O5		
	0	0	0	Unlock flag			
	0	0	1	Open	 		
	0	1	0	End-UC flag. See note 1.	OUT5 flag. See Note 2.		
	0	1	1	IN See table 7.	1		
	1	0	0	Open			
	1	0	1	Open	Halash flag Can Nata C		
i	1	1	0	End-UC flag	Unlock flag. See Note 2.		
	1	1 1 1 IN. See table 7.					
ILO, IL1	2. Applicable	only if I/O5 i	s set to be :	an output port. Finish (11 c	changes) CE is HIGH	VO2, VO5	
	Table 7. IN	V state sele	-	ure 3. DO output state			
	IL1		IL0	1N s	state		
	0		0	Open			
	0		1	I1 input			
	1		0	12 input			
	1	1 1 DO goes LOW when I1 changes.					
	Notes	1		<u></u>			
	1. If I/O1 or 2. DO does	I/O2 is set to	be an outp	ut port, IN becomes open. stal oscillator has stopped.			

Table 1. Input data functions—continued

Name		Related bits								
		and CTS1		the counter	•		able 8. le selection			
<u>'</u>	Switch									
	S1	1	×	HCTR	Frequency	•	0.4 to 25.0 l	vIНz	40 mV	
	S2	0	1	LCTR	Frequency		10 to 500 k	:Hz	40 mV	
	\$3	0	0	LCTR	Period		1 Hz to 20	kHz	(Pulse)	
	Note × = don't	care					·			
CTS0, CTS1, CTE, GT0, GT1	Bits GT0 a periods to	nd GT1 s count in p	elect the period m	when 1, and a measurement easurement at duration	ent time in f mode as sh	requency own in	measurement	mode	or the number of	H/I6, L/I7
	1 445.5	T		 .	requency mi		ent	Per	iod measurement	
	GT1	GTO) N	Measurement duration (ms)			time (ms)		Cycles	
	0	0		4			3 to 4		1	
	0	1		8		,	3 10 4		, 	
	1	0		32			7 to 8		2	
	1	1		64			7 10 0	<u> </u>	2	
I/O1 to I/O5	Input/output Bits I/O1 to and an out	I/O5 set	the dir	ection of the	ports. Each	n pin is to be in	an input when outs after powe	the co	rresponding bit is 0, eset.	OUT1 to OUT5, ULD
OUT1 to OUT7	Bits OUT1 HIGH wher	and an output, when the bit is 1. All ports are set to be inputs after power-ON reset. Output port data Bits OUT1 to OUT7 set the output values of the O1 to O7 output ports. Each output is open or HIGH when the corresponding bit is 1, and LOW, when the bit is 0. A bit is ignored if the corresponding port is an input port or the unlock output.								
H/16, L/17	Bits H/I6 a is an input	Counter input control Bits H/I6 and L/I7 select the operation of the HCTR/I6 and LCTR/I7 pins. When H/I6 is 0, HCTR/I6 is an input port, and when H/I6 is 1, HCTR/I6 is the HCTR input. When L/I7 is 0, LCTR/I7 is an input port, and when L/I7 is 1, LCTR/I7 is the LCTR input.								

Table 1. Input data functions-continued

Name	Function				Related bits		
	PLL unlock detect Bits UL0 and UL1 unlocked state as error, the PLL unlo Table 10. Unk						
	UL1 UL0 Ph		Phase error	Detector output	•		
	0	0	Stopped	Open			
	0	1	0	φ _E output			
	1	0	±0.56 μs	φ _E with 1 to 2 ms extension			
ULO, UL1	1	1	±1.11 μs	φ _E with 1 to 2 ms extension	ULD, DTO, DT1		
	DO 1 to 2 ms Unlock output Figure 4. Phase-error extension						
xs	Crystal oscillator control Bit XS selects the oscillator frequency. When XS is 1, the frequency is 7.2 MHz, and when XS is 0, 4.5 MHz. 4.5 MHz is selected after power-ON reset.						
	Phase comparator control Bits DZ0 and DZ1 select the phase comparator insensitive band, or dead zone. Table 11. Insensitive band mode selection						
	DZ1	DZ0	Insensitive	Insensitive band (dead zone) mode			
DZO, DZ1	0	0		DZA			
020, 021	[0	1		DZB			
	1	0		DZC			
	1	1		DZD			
	DZA is selected after power-ON reset.						
DLC	Charge pump control Bit DLC controls the charge pump operation. When DLC is 1, the charge pump outputs are forced to LOW, and when DLC is 0, the charge pump operates normally. This feature can be useful to remove the PLL from a deadlock state. The PLL can deadlock if its VCO control voltage V_{tune} becomes 0 V, halting the VCO. Setting DLC to 1 sets V_{tune} to Vcc, restarting the VCO. Normal operating mode is selected after power-ON reset.						
TESTO to TEST2	Test data Bits TEST0 to TEST2 are used for in-factory device testing. Set them all to 0. They are set to zero after a power-ON reset.						

Serial Data Input Timing

The timing for the serial data input words is shown in Figure 5. The first eight bits are the mode select bits.





Figure 5. Input timing

Notes

- 1. t_{SU} , t_{HD} , t_{EL} , t_{ES} , t_{CL} , t_{CH} and $t_{\text{EH}} > 0.45~\mu s$
- 2. $t_{LC} < 0.45 \mu s$

Serial Data Output

The 40-bit data word output on DO has the format and functions as shown in Figure 6 and Table 12, respectively. tively.






Figure 6. Output data word OUT

Table 12. Input data functions

Name	Function	Related bits
It to 17	Input port data Bits I1 to I7 reflect the data latched into each input port when the device changes to data output mode. I6 and I7 are zero when the corresponding port is a counter input. I1 to I5 correspond to the I/O1 to I/O5 ports, and I6 and I7, to the HCTR/I6 and LCTR/I7 inputs, respectively.	VO1 to VO5, H/16, L/17
C0 to C19	Counter contents Bits C0 to C19 are the latched contents of the 20-bit binary counter. C0 is the lsb.	CTS0, CTS1, CTE

Serial Data Output Timing

The timing for the serial data output is shown in figure

7. The first eight bits are the mode select bits.




Figure 7. Output timing

Notes

- 1. $t_{\text{SU}},~t_{\text{HD}},~t_{\text{EL}},~t_{\text{ES}},~t_{\text{CL}}$ and t_{CH} > $0.45~\mu s$
- 2. t_{DC} and $t_{DH} < 0.2 \mu s$
- 3. Since DO is an open-drain output, the data transition time depends on the value of the pull-up resistor.
- 4. DO is normally open.

Serial Data Input/Output Mode Selection

The LC72140 and LC72140M use the C²B (computer control bus) serial data format. The first 8 bits form the

address, shown in Figure 8, used to select the mode of operation as shown in Table 13.

Table 13. Serial data input/output mode selection

Innestante made		Address							Description	
Input/output mode	B0	B 1	B2	В3	A 0	A1	A2	А3	Description	
IN1	0	0	0	1	0	0	1	0	32-bit control data input	
IN2	1	0	0	1	0	0	1	О	32-bit control data input	
оит	0	1	0	1	0	0	1	0	Output data. Data is output if the clock is active.	




Figure 8. Mode selection address bits

Programmable Divider

The configuration of the programmable divider is shown in Figure 9. The input mode selection is shown in Table 14, and the input sensitivity, in Table 15.




Figure 9. Programmable divider

Table 14. Programmable divider selection

DVS	\$NS	1/16 and 1/17 pulse swallower	12-bit programmable divider	Input port
1	×	1	/	FMIN
0	1	1	1	AMIN
0	0	-	1	AMIN

Note

 \times = don't care

Table 15. Input sensitivity

DVS	SNS	Input	Frequency (MHz)	Input rms sensitivity (mV)
			10 ≤ f < 50	100
1	×	FMIN	50 ≤ f < 130	70
			130 ≤ f < 160	100
0 1	AMIN	2 ≤ 1 < 25	40	
		25 ≤ f < 40	70	
0 0	_		0.5 ≤ f < 2.5	40
	AMIN	2.5 ≤ 1 < 10	70	

Note

 \times = don't care

General-purpose Counter

The 20-bit general-purpose counter is used for both frequency and period measurement as shown in Figure 10. The measurement mode is selected by bits CTS0 and CTS1. The counter contents, C, in frequency measurement mode are given by

and in period measurement mode by

$$C = \left(\frac{1}{T}\right) + 900 \text{ kHz}$$

The counter contents are output on DO, msb first.

$$C = FIF \times GT$$




Figure 10. General-purpose counter

The LCTR signal is passed directly to the counter input. The HCTR signal is passed through a divide-by-two prescaler. The actual HCTR frequency is, therefore, two

times the measured frequency. The timing for the general-purpose counter is shown in Figure 11.




Figure 11. General-purpose counter timing

Note

twu = wait time

The counter starts when the CTE flag is set. The serial input data is latched in on the falling edge of CE. Note that the HCTR or LCTR input signal should be input within the wait time of this transition.

The period or frequency count should be read while CTE is set to 1, because the counter is reset when CTE is set to 0. Note that CTE should be set to 0 before each measurement.

In IF count mode, the IF IC's SD (station detector) signal presence is determined by the microcontroller and if an SD signal is present, the IF count buffer output turns ON and IF count becomes active. During auto-search in IF count only, there is a possibility of the count stopping even when there is no station present due to the IF count buffer output leakage.

Integrating count

When integrating the count, the count value is added to the general-purpose counter as shown in Figure 12. However, the counter can overflow. The maximum count is $2^{20} - 1$, or FFFFF in hexadecimal. DO can also be used to monitor for frequency or period measurement completion as shown in Figure 12.




Figure 12. Integrating count timing

Charge Pump

The charge pump configuration is shown in Figure 13.




Figure 13. Charge pump

When unlock is detected following a channel change, PDS (the sub-charge pump) operates. The value of R1 changes to R1MllR1S (R1S \cong 500 Ω), as shown in Figure 14, decreasing the low-pass filter time-constant and accelerating PLL locking.




Figure 14. Charge pump connections

The local oscillator signal is divided by N. When the frequency of the divided signal is higher than the reference frequency, PD0 and PD1 are HIGH, and when lower, they are LOW. Both outputs are floating when the two signals are equal in frequency.

Pin States After Power-ON Reset

The state of the input/output ports after power-ON reset is shown in Table 16.

Table 16. Power-ON reset states

Pin	Reset state	Pin type	
1/01	l1	Open-drain	
1/02	12	Open-drain	
I/O3	13	Open-drain	
1/04	14	CMOS	
I/O5	15	CMOS	
O6	O6	CMOS	
07	07	CMOS	
HCTR/I6	16		
LCTR/I7	17		

Notes

1. Phase comparator control

Modes DZA and DZB do not have insensitive bands (dead zones) and, therefore, the charge pump operates continuously. Consequently, measures should be taken to ensure reference frequency sidebands do not occur.

Modes DZC and DZD do have insensitive bands. Consequently, measures should be taken to ensure phase noise is not generated.

2. FMIN, AMIN, HCTR and LCTR These inputs should each be care


These inputs should each be capacitively coupled using a 50 to 100 pF capacitor. Also, these capacitors should be mounted as close as possible to their respective inputs.

3. IF counting using HCTR or LCTR The LC72140 and LC72140M can perform IF count tuning when connected to an SD (station detector) signal from an IF IC. IF counting should start when the SD signal becomes active.

4. Using the general-purpose counter

In IF count mode, the IF IC's SD (station detector) signal presence is determined by the microcontroller and if an SD signal is present, the IF count buffer output turns ON and IF count becomes active. During auto-search in IF count only, there is a possibility of the count stopping even when there is no station present due to the IF count buffer output leakage.

Typical Application



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1995. Specifications and information herein are subject to change without notice.