

QFN Packaged, +/-15kV ESD Protected, +3V to +5.5V, 300nA, 250kbps, RS-232 Transceivers with Enhanced Automatic Powerdown and a Separate Logic Supply

The Intersil ISL4270E is a 3.0V to 5.5V powered RS-232 transceiver which meets EIA/TIA-232 and V.28/V.24 specifications, even at $V_{CC} = 3.0V$. Additionally, it provides $\pm 15kV$ ESD protection (IEC61000-4-2 Air Gap and Human Body Model) on transmitter outputs and receiver inputs (RS-232 pins). Targeted applications are PDAs, Palmtops, and notebook and laptop computers where the low operational, and even lower standby power consumption is critical. Efficient on-chip charge pumps, coupled with manual and enhanced automatic powerdown functions, reduce the standby supply current to a 300nA trickle. Tiny 5mm x 5mm **Quad Flat No-Lead** (QFN) packaging, and the use of small, low value capacitors ensure board space savings as well. Data rates greater than 250kbps are guaranteed at worst case load conditions.

The ISL4270E features a V_L pin that adjusts the logic pin output levels and input thresholds to values compatible with the V_{CC} powering the external logic (e.g., a UART).

This device includes an **enhanced automatic powerdown** function which powers down the on-chip power-supply and driver circuits. This occurs when all receiver and transmitter inputs detect no signal transitions for a period of 30 seconds. It power back up, automatically, whenever it senses a transition on any transmitter or receiver input.

Table 1 summarizes the features of the ISL4270E, while Application Note AN9863 summarizes the features of each device comprising the 3V RS-232 family.

Features

- Available in Near Chip Scale QFN (5mmx5mm) Package
- V_L Supply Pin for Compatibility with Mixed Voltage Systems
- ESD Protection for RS-232 I/O Pins to $\pm 15kV$ (IEC61000)
- Manual and Enhanced Automatic Powerdown Features
- Meets EIA/TIA-232 and V.28/V.24 Specifications at 3V
- On-Chip Charge Pumps Require Only Four External 0.1 μF Capacitors
- Receivers Stay Active in Powerdown
- Very Low Supply Current 300 μA
- Guaranteed Minimum Data Rate 250kbps
- Wide Power Supply Range. Single +3V to +5.5V
- Low Supply Current in Powerdown State 300nA
- Pb-Free Available (RoHS Compliant)

Applications

- Any System Requiring RS-232 Communication Ports
 - Battery Powered, Hand-Held, and Portable Equipment
 - Laptop Computers, Notebooks, Palmtops
 - Digital Cameras
 - PDA's and PDA Cradles
 - Cellular/Mobile Phones

Ordering Information

PART NO.	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL4270EIR	-40 to 85	32 Ld QFN	L32.5x5
ISL4270EIRZ (See Note)	-40 to 85	32 Ld QFN (Pb-free)	L32.5x5


*Add "-T" suffix to part number for tape and reel packaging.

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

TABLE 1. SUMMARY OF FEATURES

PART NUMBER	NO. OF Tx.	NO. OF Rx.	DATARATE (kbps)	Rx. ENABLE FUNCTION?	V_L LOGIC SUPPLY PIN?	MANUAL POWER- DOWN?	ENHANCED AUTOMATIC POWERDOWN FUNCTION?
ISL4270E	3	3	250	NO	YES	YES	YES


Pinout



Pin Descriptions

PIN	FUNCTION
V _{CC}	System power supply input (3.0V to 5.5V).
V ₊	Internally generated positive transmitter supply (+5.5V).
V ₋	Internally generated negative transmitter supply (-5.5V).
GND	Ground connection.
C1+	External capacitor (voltage doubler) is connected to this lead.
C1-	External capacitor (voltage doubler) is connected to this lead.
C2+	External capacitor (voltage inverter) is connected to this lead.
C2-	External capacitor (voltage inverter) is connected to this lead.
T _{IN}	TTL/CMOS compatible transmitter Inputs. The switching point is a function of the V _L voltage.
T _{OUT}	±15kV ESD Protected, RS-232 level (nominally ±5.5V) transmitter outputs.
R _{IN}	±15kV ESD Protected, RS-232 compatible receiver inputs.
R _{OUT}	TTL/CMOS level receiver outputs. Swings between GND and V _L .
V _L	Logic-Level Supply. All TTL/CMOS inputs and outputs are powered by this supply.
INVALID	Active low output that indicates if no valid RS-232 levels are present on any receiver input. Swings between GND and V _L .
FORCEOFF	Active low to shut down transmitters and on-chip power supply. This overrides any automatic circuitry and FORCEON (see Table 2). The switching point is a function of the V _L voltage.
FORCEON	Active high input to override automatic powerdown circuitry thereby keeping transmitters active (FORCEOFF must be high). The switching point is a function of the V _L voltage.

Typical Operating Circuit



Absolute Maximum Ratings

V_{CC} to Ground	-0.3V to 6V
V_L to Ground	-0.3V to 7V
V_+ to Ground	-0.3V to 7V
V_- to Ground	+0.3V to -7V
V_+ to V_-	14V
Input Voltages	
T_{IN} , FORCEON, $\overline{\text{FORCEOFF}}$	-0.3V to 6V
R_{IN}	$\pm 25V$
Output Voltages	
T_{OUT}	$\pm 13.2V$
R_{OUT} , INVALID	-0.3V to ($V_L + 0.3V$)
Short Circuit Duration	
T_{OUT}	Continuous
ESD Rating	See Specification Table

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} ($^{\circ}C/W$)
32 Ld QFN Package	32
Moisture Sensitivity (see Technical Brief TB363)	
QFN Package	Level 1
Maximum Junction Temperature (Plastic Package)	150 $^{\circ}C$
Maximum Storage Temperature Range	-65 $^{\circ}C$ to 150 $^{\circ}C$
Maximum Lead Temperature (Soldering 10s)	300 $^{\circ}C$

Operating Conditions

Temperature Range	
ISL4270EIR	-40 $^{\circ}C$ to 85 $^{\circ}C$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379, and Tech Brief TB389.

Electrical Specifications Test Conditions: $V_{CC} = 3V$ to 5.5V, $C_1 - C_4 = 0.1\mu F$, $V_L = V_{CC}$; Unless Otherwise Specified.
Typicals are at $T_A = 25^{\circ}C$, $V_{CC} = V_L = 3.3V$

PARAMETER	TEST CONDITIONS	TEMP ($^{\circ}C$)	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS						
Supply Current, Automatic Powerdown	All R_{IN} Open, FORCEON = GND, $\overline{\text{FORCEOFF}} = V_{CC}$	25	-	0.3	5	μA
Supply Current, Powerdown	$\overline{\text{FORCEOFF}} = \text{GND}$	25	-	0.3	5	μA
Supply Current, Automatic Powerdown Disabled	All Outputs Unloaded, FORCEON = $\overline{\text{FORCEOFF}} = V_{CC}$, $V_{CC} = 3.15V$	25	-	0.3	1	mA
LOGIC AND TRANSMITTER INPUTS						
Input Logic Threshold Low	T_{IN} , FORCEON, $\overline{\text{FORCEOFF}}$	$V_L = 3.3V$ or 5V	Full	-	-	0.8 V
		$V_L = 2.5V$	Full	-	-	0.6 V
Input Logic Threshold High	T_{IN} , FORCEON, $\overline{\text{FORCEOFF}}$	$V_L = 5V$	Full	2.4	-	- V
		$V_L = 3.3V$	Full	2.0	-	- V
		$V_L = 2.5V$	Full	1.4	-	- V
		$V_L = 1.8V$	25	-	0.9	- V
Transmitter Input Hysteresis		25	-	0.5	-	V
Input Leakage Current	T_{IN} , FORCEON, $\overline{\text{FORCEOFF}}$	Full	-	± 0.01	± 1.0	μA
RECEIVER OUTPUTS						
Output Voltage Low	$I_{OUT} = 1.6mA$	Full	-	-	0.4	V
Output Voltage High	$I_{OUT} = -1.0mA$	Full	$V_L - 0.6$	$V_L - 0.1$	-	V
RECEIVER INPUTS						
Input Voltage Range		Full	-25	-	25	V
Input Threshold Low	$V_{CC} = V_L = 5.0V$	25	0.8	1.5	-	V
	$V_{CC} = V_L = 3.3V$	25	0.6	1.2	-	V
Input Threshold High	$V_{CC} = V_L = 5.0V$	25	-	1.8	2.4	V
	$V_{CC} = V_L = 3.3V$	25	-	1.5	2.4	V
Input Hysteresis		25	-	0.5	-	V
Input Resistance		25	3	5	7	k Ω

Electrical Specifications Test Conditions: $V_{CC} = 3V$ to $5.5V$, $C_1 - C_4 = 0.1\mu F$, $V_L = V_{CC}$; Unless Otherwise Specified.
Typicals are at $T_A = 25^\circ C$, $V_{CC} = V_L = 3.3V$ (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN	TYP	MAX	UNITS
TRANSMITTER OUTPUTS						
Output Voltage Swing	All Transmitter Outputs Loaded with 3kΩ to Ground	Full	±5.0	±5.4	-	V
Output Resistance	V _{CC} = V+ = V- = 0V, Transmitter Output = ±2V	Full	300	10M	-	Ω
Output Short-Circuit Current	V _{OUT} = 0V	Full	-	±35	±60	mA
Output Leakage Current	V _{OUT} = ±12V, V _{CC} = 0V or 3V to 5.5V Automatic Powerdown or FORCEOFF = GND	Full	-	-	±25	μA
ENHANCED AUTOMATIC POWERDOWN (FORCEON = GND, FORCEOFF = V _{CC})						
Receiver Input Thresholds to INVALID High	See Figure 4	Full	-2.7	-	2.7	V
Receiver Input Thresholds to INVALID Low	See Figure 4	Full	-0.3	-	0.3	V
INVALID Output Voltage Low	I _{OUT} = 1.6mA	Full	-	-	0.4	V
INVALID Output Voltage High	I _{OUT} = -1.0mA	Full	V _L - 0.6	-	-	V
Receiver Positive or Negative Threshold to INVALID High Delay (t _{INVH})	See Figure 7	25	-	1	-	μs
Receiver Positive or Negative Threshold to INVALID Low Delay (t _{INVL})	See Figure 7	25	-	30	-	μs
Receiver or Transmitter Edge to Transmitters Enabled Delay (t _{WU})	Note 2, See Figure 7	25	-	100	-	μs
Receiver or Transmitter Edge to Transmitters Disabled Delay (t _{AUTOPWDN})	Note 2, See Figure 7	Full	15	30	60	sec
TIMING CHARACTERISTICS						
Maximum Data Rate	R _L = 3kΩ, C _L = 1000pF, One Transmitter Switching	Full	250	500	-	kbps
Receiver Propagation Delay	Receiver Input to Receiver Output, C _L = 150pF	t _{PHL}	25	-	0.15	μs
		t _{PLH}	25	-	0.15	μs
Time to Exit Powerdown	T _X V _{OUT} ≥ 3.7V	25	-	100	-	μs
Transmitter Skew	t _{PHL} - t _{PLH}	25	-	100	-	ns
Receiver Skew	t _{PHL} - t _{PLH}	25	-	50	-	ns
Transition Region Slew Rate	V _{CC} = 3.3V, R _L = 3kΩ to 7kΩ, Measured From 3V to -3V or -3V to 3V	C _L = 150pF to 1000pF	25	6	18	V/μs
		C _L = 150pF to 2500pF	25	4	13	30
ESD PERFORMANCE						
RS-232 Pins (T _{OUT} , R _{IN})	Human Body Model	25	-	±15	-	kV
	IEC61000-4-2 Air Gap Discharge	25	-	±15	-	kV
	IEC61000-4-2 Contact Discharge	25	-	±8	-	kV

NOTES:

2. An "edge" is defined as a transition through the transmitter or receiver input thresholds.

Detailed Description

The ISL4270E operates from a single +3V to +5.5V supply, guarantees a 250kbps minimum data rate, requires only four small external 0.1 μ F capacitors, features low power consumption, and meets all EIA RS-232C and V.28 specifications. The circuit is divided into three sections: The charge pump, the transmitters, and the receivers.

Charge-Pump

Intersil's new ISL4270E utilizes regulated on-chip dual charge pumps as voltage doublers, and voltage inverters to generate ± 5.5 V transmitter supplies from a V_{CC} supply as low as 3.0V. This allows these devices to maintain RS-232 compliant output levels over the $\pm 10\%$ tolerance range of 3.3V powered systems. The efficient on-chip power supplies require only four small, external 0.1 μ F capacitors for the voltage doubler and inverter functions over the full V_{CC} range; other capacitor combinations can be used as shown in Table 3. The charge pumps operate discontinuously (i.e., they turn off as soon as the V+ and V- supplies are pumped up to the nominal values), resulting in significant power savings.

Transmitters

The transmitters are proprietary, low dropout, inverting drivers that translate TTL/CMOS inputs to EIA/TIA-232 output levels. Coupled with the on-chip ± 5.5 V supplies, these transmitters deliver true RS-232 levels over a wide range of single supply system voltages.

All transmitter outputs disable and assume a high impedance state when the device enters the powerdown mode (see Table 2). These outputs may be driven to ± 12 V when disabled.

All devices guarantee a 250kbps data rate for full load conditions (3k Ω and 1000pF), $V_{CC} \geq 3.0$ V, with one transmitter operating at full speed. Under more typical conditions of $V_{CC} \geq 3.3$ V, $R_L = 3$ k Ω , and $C_L = 250$ pF, one transmitter easily operates at 1.25Mbps.

The transmitter input threshold is set by the voltage applied to the V_L supply pin. Transmitter inputs float if left unconnected (there are no pull-up resistors), and may cause I_{CC} increases. Connect unused inputs to GND for the best performance.

Receivers

The ISL4270E contains standard inverting receivers that convert RS-232 signals to CMOS output levels and accept inputs up to ± 25 V while presenting the required 3k Ω to 7k Ω input impedance (see Figure 1) even if the power is off ($V_{CC} = 0$ V). The receivers' Schmitt trigger input stage uses hysteresis to increase noise immunity and decrease errors due to slow input signal transitions. Receiver outputs swing

from GND to V_L , and do not tristate in powerdown (see Table 2).




FIGURE 1. RECEIVER CONNECTIONS

Low Power Operation

This 3V device requires a nominal supply current of 0.3mA, even at $V_{CC} = 5.5$ V, during normal operation (not in powerdown mode). This is considerably less than the 11mA current required by comparable 5V RS-232 devices, allowing users to reduce system power simply by replacing the old style device with the ISL4270E in new designs.

Powerdown Functionality

The already low current requirement drops significantly when the device enters powerdown mode. In powerdown, supply current drops to 1 μ A, because the on-chip charge pump turns off (V_+ collapses to V_{CC} , V_- collapses to GND), and the transmitter outputs tristate. This micro-power mode makes these devices ideal for battery powered and portable applications.

Software Controlled (Manual) Powerdown

This device allows the user to force the IC into the low power, standby state, and utilizes a two pin approach where the FORCEON and $\overline{\text{FORCEOFF}}$ inputs determine the IC's mode. For always enabled operation, FORCEON and $\overline{\text{FORCEOFF}}$ are both strapped high. To switch between active and powerdown modes, under logic or software control, only the $\overline{\text{FORCEOFF}}$ input need be driven. The FORCEON state isn't critical, as $\overline{\text{FORCEOFF}}$ dominates over FORCEON. Nevertheless, if strictly manual control over powerdown is desired, the user must strap FORCEON high to disable the enhanced automatic powerdown circuitry.

Connecting $\overline{\text{FORCEOFF}}$ and FORCEON together disables the enhanced automatic powerdown feature, enabling them to function as a manual SHUTDOWN input (see Figure 2).

With any of the above control schemes, the time required to exit powerdown, and resume transmission is only 100 μ s.

When using both manual and enhanced automatic powerdown ($\text{FORCEON} = 0$), the ISL4270E won't power up from manual powerdown until both $\overline{\text{FORCEOFF}}$ and FORCEON are driven high, or until a transition occurs on a receiver or transmitter input. Figure 3 illustrates a circuit for ensuring that the ISL4270E powers up as soon as $\overline{\text{FORCEOFF}}$ switches high. The rising edge of the Master Powerdown signal forces the device to power up, and the ISL4270E returns to enhanced automatic powerdown

TABLE 2. POWERDOWN LOGIC TRUTH TABLE

RCVR OR XMTR EDGE WITHIN 30 SEC?	<u>FORCEOFF</u> INPUT	FORCEON INPUT	TRANSMITTER OUTPUTS	RECEIVER OUTPUTS	RS-232 LEVEL PRESENT AT RECEIVER INPUT?	<u>INVALID</u> OUTPUT	MODE OF OPERATION
NO	H	H	Active	Active	NO	L	Normal Operation (Enhanced Auto Powerdown Disabled)
NO	H	H	Active	Active	YES	H	
YES	H	L	Active	Active	NO	L	Normal Operation (Enhanced Auto Powerdown Enabled)
YES	H	L	Active	Active	YES	H	
NO	H	L	High-Z	Active	NO	L	Powerdown Due to Enhanced Auto Powerdown Logic
NO	H	L	High-Z	Active	YES	H	
X	L	X	High-Z	Active	NO	L	Manual Powerdown
X	L	X	High-Z	Active	YES	H	
<u>INVALID DRIVING FORCEON AND FORCEOFF</u> (EMULATES AUTOMATIC POWERDOWN)							
X	NOTE 3	NOTE 3	Active	Active	YES	H	Normal Operation
X	NOTE 3	NOTE 3	High-Z	Active	NO	L	Forced Auto Powerdown

NOTES:

- Input is connected to $\overline{\text{INVALID}}$ Output.




FIGURE 2. CONNECTIONS FOR MANUAL POWERDOWN

mode an RC time constant after this rising edge. The time constant isn't critical, because the ISL4270E remains powered up for 30 seconds after the FORCEON falling edge, even if there are no signal transitions. This gives slow-to-wake systems (e.g., a mouse) plenty of time to start transmitting, and as long as it starts transmitting within 30 seconds both systems remain enabled.




FIGURE 3. CIRCUIT TO ENSURE IMMEDIATE POWER UP WHEN EXITING FORCED POWERDOWN

V_L Logic Supply Input

Unlike other RS-232 interface devices where the CMOS outputs swing between 0 and V_{CC} , the ISL4270E features a separate logic supply input (V_L ; 1.8V to 5V, regardless of V_{CC}) that sets V_{OH} for the receiver and $\overline{\text{INVALID}}$ outputs. Connecting V_L to a host logic supply lower than V_{CC} , prevents the ISL4270E outputs from forward biasing the input diodes of a logic device powered by that lower supply. Connecting V_L to a logic supply greater than V_{CC} ensures that the receiver and $\overline{\text{INVALID}}$ output levels are compatible even with the CMOS input V_{IH} of AC, HC, and CD4000 devices. Note that the V_L supply current increases to 100μA with $V_L = 5V$ and $V_{CC} = 3.3V$ (see Figure 16). V_L also powers the transmitter and logic inputs, thereby setting their switching thresholds to levels compatible with the logic supply. This separate logic supply pin allows a great deal of flexibility in interfacing to systems with different logic supplies. If logic translation isn't required, connect V_L to the ISL4270E V_{CC} .

$\overline{\text{INVALID}}$ Output

The $\overline{\text{INVALID}}$ output always indicates (see Table 2) whether or not 30μs have elapsed with invalid RS-232 signals (see

Figures 4 and 7) persisting on all of the receiver inputs, giving the user an easy way to determine when the interface block should power down. Invalid receiver levels occur whenever the driving peripheral's outputs are shut off (powered down) or when the RS-232 interface cable is disconnected. In the case of a disconnected interface cable where all the receiver inputs are floating (but pulled to GND by the internal receiver pull down resistors), the $\overline{\text{INVALID}}$ logic detects the invalid levels and drives the output low. The power management logic then uses this indicator to power down the interface block. Reconnecting the cable restores valid levels at the receiver inputs, $\overline{\text{INVALID}}$ switches high, and the power management logic wakes up the interface block. $\overline{\text{INVALID}}$ can also be used to indicate the DTR or RING INDICATOR signal, as long as the other receiver inputs are floating, or driven to GND (as in the case of a powered down driver).

$\overline{\text{INVALID}}$ switches high $1\mu\text{s}$ after detecting a valid RS-232 level on a receiver input. $\overline{\text{INVALID}}$ operates in all modes (forced or automatic powerdown, or forced on), so it is also useful for systems employing manual powerdown circuitry.




FIGURE 4. DEFINITION OF VALID RS-232 RECEIVER LEVELS

Enhanced Automatic Powerdown

Even greater power savings is available by using the *enhanced automatic* powerdown function. When the enhanced powerdown logic determines that no transitions have occurred on any of the transmitter nor receiver inputs for 30 seconds, the charge pump and transmitters powerdown, thereby reducing supply current to $1\mu\text{A}$. The ISL4270E automatically powers back up whenever it detects a transition on one of these inputs. This automatic powerdown feature provides additional system power savings without changes to the existing operating system.

Enhanced automatic powerdown operates when the FORCEON input is low, and the $\overline{\text{FORCEOFF}}$ input is high. Tying FORCEON high disables automatic powerdown, but manual powerdown is always available via the overriding $\overline{\text{FORCEOFF}}$ input. Table 2 summarizes the enhanced automatic powerdown functionality.

Figure 5 illustrates the enhanced powerdown control logic. Note that once the ISL4270E enters powerdown (manually or automatically), the 30 second timer remains timed out (set), keeping the ISL4270E powered down until FORCEON transitions high, or until a transition occurs on a receiver or transmitter input.

As stated previously, the $\overline{\text{INVALID}}$ output switches low whenever invalid levels have persisted on all of the receiver inputs for more than $30\mu\text{s}$ (see Figure 7), but this has no direct effect on the state of the ISL4270E (see the next sections for methods of utilizing $\overline{\text{INVALID}}$ to power down the device).

The time to recover from automatic powerdown mode is typically $100\mu\text{s}$.




FIGURE 5. ENHANCED AUTOMATIC POWERDOWN LOGIC

Emulating Standard Automatic Powerdown

If enhanced automatic powerdown isn't desired, the user can implement the standard automatic powerdown feature (mimics the function on the ICL3221E/23E/43E) by connecting the $\overline{\text{INVALID}}$ output to the FORCEON and $\overline{\text{FORCEOFF}}$ inputs, as shown in Figure 6. After $30\mu\text{s}$ of




FIGURE 6. CONNECTIONS FOR AUTOMATIC POWERDOWN WHEN NO VALID RECEIVER SIGNALS ARE PRESENT

invalid receiver levels, $\overline{\text{INVALID}}$ switches low and drives the ISL4270E into a forced powerdown condition. $\overline{\text{INVALID}}$ switches high as soon as a receiver input senses a valid



- reduces ripple on the transmitter outputs and slightly reduces power consumption.

V _{CC} (V)	C ₁ (μF)	C ₂ , C ₃ , C ₄ (μF)
3.0 to 3.6	0.1	0.1
4.5 to 5.5	0.047	0.33
3.0 to 5.5	0.22	1

When using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor's equivalent series resistance (ESR) usually rises at low temperatures and it influences the amount of ripple on V+ and V-.

Power Supply Decoupling

In most circumstances a 0.1μF bypass capacitor is adequate. In applications that are particularly sensitive to power supply noise, decouple V_{CC} to ground with a capacitor of the same value as the charge-pump capacitor C₁. Connect the bypass capacitor as close as possible to the IC.

Transmitter Outputs when Exiting Powerdown

Figure 8 shows the response of two transmitter outputs when exiting powerdown mode. As they activate, the two transmitter outputs properly go to opposite RS-232 levels, with no glitching, ringing, nor undesirable transients. Each transmitter is loaded with 3k Ω in parallel with 2500pF. Note that the transmitters enable only when the magnitude of the supplies exceed approximately 3V.




FIGURE 8. TRANSMITTER OUTPUTS WHEN EXITING POWERDOWN

High Data Rates

The ISL4270E maintains the RS-232 $\pm 5V$ minimum transmitter output voltages even at high data rates. Figure 9 details a transmitter loopback test circuit, and Figure 10 illustrates the loopback test result at 120kbps. For this test, all transmitters were simultaneously driving RS-232 loads in parallel with 1000pF, at 120kbps. Figure 11 shows the loopback results for a single transmitter driving 1000pF and an RS-232 load at 250kbps. The static transmitters were also loaded with an RS-232 receiver.




FIGURE 9. TRANSMITTER LOOPBACK TEST CIRCUIT




FIGURE 10. LOOPBACK TEST AT 120kbps




FIGURE 11. LOOPBACK TEST AT 250kbps

Interconnection with 3V and 5V Logic

Standard 3.3V powered RS-232 devices interface well with 3V and 5V powered TTL compatible logic families (e.g., ACT and HCT), but the logic outputs (e.g., R_{OUTS}) fail to reach the V_{IH} level of 5V powered CMOS families like HC, AC, and CD4000. The ISL4270E V_L supply pin solves this problem. By connecting V_L to the same supply (1.8V to 5V) powering the logic device, the ISL4270E logic outputs will swing from GND to the logic V_{CC} .

$\pm 15kV$ ESD Protection

All pins on the 3V interface devices include ESD protection structures, but the ISL4270E incorporates advanced structures which allow the RS-232 pins (transmitter outputs and receiver inputs) to survive ESD events up to $\pm 15kV$. The RS-232 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, protect

without allowing any latching mechanism to activate, and don't interfere with RS-232 signals as large as $\pm 25\text{V}$.

Human Body Model (HBM) Testing

As the name implies, this test method emulates the ESD event delivered to an IC during human handling. The tester delivers the charge through a $1.5\text{k}\Omega$ current limiting resistor, making the test less severe than the IEC61000 test which utilizes a 330Ω limiting resistor. The HBM method determines an IC's ability to withstand the ESD transients typically present during handling and manufacturing. Due to the random nature of these events, each pin is tested with respect to all other pins. The RS-232 pins on "E" family devices can withstand HBM ESD events to $\pm 15\text{kV}$.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-232 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting

resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-232 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-232 port.

AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The "E" device RS-232 pins withstand $\pm 15\text{kV}$ air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than $\pm 8\text{kV}$. All "E" family devices survive $\pm 8\text{kV}$ contact discharges on the RS-232 pins.

Typical Performance Curves $V_{CC} = V_L = 3.3\text{V}$, $T_A = 25^\circ\text{C}$




FIGURE 12. TRANSMITTER OUTPUT VOLTAGE vs LOAD CAPACITANCE




FIGURE 13. SLEW RATE vs LOAD CAPACITANCE

Typical Performance Curves $V_{CC} = V_L = 3.3V$, $T_A = 25^\circ C$ (Continued)




FIGURE 14. SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA




FIGURE 15. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 16. V_L SUPPLY CURRENT vs V_L VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP)

GND


TRANSISTOR COUNT

ISL4270E: 1063

PROCESS

Si Gate CMOS

Quad Flat No-Lead Plastic Package (QFN) **Micro Lead Frame Plastic Package (MLFP)**



L32.5x5

32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220VHDD-2 ISSUE C)

SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
A3	0.20 REF			9
b	0.18	0.23	0.30	5,8
D	5.00 BSC			-
D1	4.75 BSC			9
D2	2.95	3.10	3.25	7,8
E	5.00 BSC			-
E1	4.75 BSC			9
E2	2.95	3.10	3.25	7,8
e	0.50 BSC			-
k	0.25	-	-	-
L	0.30	0.40	0.50	8
L1	-	-	0.15	10
N	32			2
Nd	8			3
Ne	8	8		3
P	-	-	0.60	9
θ	-	-	12	9

Rev. 1 10/02

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on each D and E.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
10. Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com