

# Preliminary

### **High Speed Five Channel Digital Coupler**

#### **Functional Diagram**





#### Features

- \* 5V CMOS/TTL Compatible
- High Speed: 110 MBaud
- 2500 V<sub>RMS</sub> Isolation (1 min)
- <sup>•</sup> 2 ns Typical Pulse Width Distortion
- 4 ns Typical Propagation Delay Skew
- 10 ns Typical Propagation Delay
- 30 kV/µs Typical Transient Immunity
- 2 ns Channel to Channel Skew
- 0.3" and 0.15" 16-Pin SOIC Packages
- Extended Temperature Range ( $-40^{\circ}C$  to  $+85^{\circ}C$ )
- · UL1577 Approval Pending
- IEC 61010-1 Approval Pending

#### **Isolation Applications**

- · ADCs and DACs
- · Multiplexed Data Transmission
- · Data Interfaces
- · Board-To-Board Communication
- · Digital Noise Reduction
- · Operator Interface
- · Ground Loop Elimination
- · Peripheral Interfaces
- · Parallel Bus
- · Logic Level Shifting
- Plasma Displays

#### Description

NVE's family of high-speed digital isolators are CMOS devices created by integrating active circuitry and our GMR-based and patented<sup>\*</sup> IsoLoop<sup>®</sup> technology. The IL260 and IL261 are five channel versions of the world's fastest digital isolator with a 110 Mbaud data rate. These devices provide the designer with the most compact isolated logic devices yet available. All transmit and receive channels operate at 110 Mbd over the full temperature and supply voltage range. The symmetric magnetic coupling barrier provides a typical propagation delay of only 10 ns and a pulse width distortion of 2 ns achieving the best specifications of any isolator device. Typical transient immunity of 30 kV/µs is unsurpassed. The IL260 has five transmit channels, while the IL261 has four transmit channels and one receive channel. Their high channel density make them ideally suited to isolating multiple ADCs and DACs, parallel buses and peripheral interfaces.

Performance is specified over the temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C without any derating.

 $\mathit{Isoloop}^*$  is a registered trademark of NVE Corporation

 $\ast$  US Patent number 5,831,426; 6,300,617 and others.



# IL26X<sup>IsoLoop®</sup>

## Preliminary

#### **Absolute Maximum Ratings**

Parameters	Symbol	Min.	Max.	Units		
Storage Temperature	T <sub>S</sub>	-55	175	°C		
Ambient Operating Temperature <sup>(1)</sup>	T <sub>A</sub>	-55	125	°C		
Supply Voltage	$V_{DD1}, V_{DD2}$	-0.5	7	Volts		
Input Voltage	VI	-0.5	V <sub>DD</sub> +0.5	Volts		
Output Voltage	Vo	-0.5	V <sub>DD</sub> +0.5	Volts		
Output Current Drive Channel	I <sub>O</sub>		10	mA		
Lead Solder Temperature (10s)			280	°C		
ESD	2kV Human Body Model					

#### **Recommended Operating Conditions**

Parameters	Symbol	Min.	Max.	Units
Ambient Operating Temperature	T <sub>A</sub>	-40	85	°C
Supply Voltage (5.0 V operation)	$V_{DD1}, V_{DD2}$	4.5	5.5	Volts
Logic High Input Voltage	V <sub>IH</sub>	2.4	V <sub>DD</sub>	Volts
Logic Low Input Voltage	V <sub>IL</sub>	0	0.8	Volts
Minimum Signal Rise and Fall Times	t <sub>IR</sub> ,t <sub>IF</sub>		1	µsec

#### **Insulation Specifications**

Parameter	Symbol	Min	Тур.	Max.	Units	Test Condition
Barrier Impedance				$>10^{14}$   7		$\Omega \parallel \mathrm{pF}$
Creepage Distance (External)		8.077 (0.3" SOIC)			mm	
		4.026 (0.15" SOIC)		11111		
Leakage Current			0.2		μΑ	240 V <sub>RMS</sub>

#### **Package Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Capacitance (Input-Output) <sup>(5)</sup>	C <sub>I-O</sub>		4.0		pF	f= 1MHz
Thermal Resistance	$\theta_{JCT}$				°C/W	Thermocouple located at
0.15" 16-Pin SOIC			40			center underside of package
0.30" 16-Pin SOIC			28			
Package Power Dissipation	P <sub>PD</sub>		65		mW	f= 1MHz ,VDD=5V

#### IEC61010-1\*

TUV Certificate Numbers: Pending

#### Classification as Table 1.

Model	Pollution	Material	Max Working	Package Type	
	Degree	Group	Voltage	16–SOIC (0.3")	16-SOIC (0.15")
IL260, IL261	II	III	300 Vrms	$\checkmark$	
IL260-3, IL261-3	II	III	150 Vrms		$\checkmark$

#### UL 1577\*

Component Recognition program. File # Pending Rated 2500Vrms for 1min.

\* UL & IEC approval is pending for the these parts.



#### **Electrical Specifications**

Electrical Specifications are Tmin to Tmax

Parameter	Symbol	5.0 Volt Specifications		Units	Test Conditions	
DC Specifications		Min.	Тур.	Max.		
Input Quiescent Supply Current	I1		30	40		цА
H 201	1DD I		2.5	2.0		μ <i>ι</i> 1
1L261	I <sub>DD1</sub>		2.5	3.0		mA
Output Quiescent Supply Current						
IL260	I <sub>DD2</sub>		10	15		mA
IL261	I <sub>DD2</sub>		8	12		mA
Logic Input Current	I	-10		10		μΑ
Logic High Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.1	$V_{DD}$		V	$I_0 = -20 \ \mu A, \ V_I = V_{IH}$
	$0.8*V_{DD}$	$V_{DD}$ -0.5				$I_0 = -4 \text{ mA}, V_I = V_{IH}$
Logic Low Output Voltage	V <sub>OL</sub>		0	0.1	V	$I_0 = 20 \ \mu A, \ V_I = V_{IL}$
		0.5	0.8			$I_0 = 4 \text{ mA}, V_I = V_{IL}$
Switching Parameters						
Maximum Data Rate			100	110	MBd	$C_L = 15 \text{ pF}$
Minimum Pulse Width	PW		10		ns	50% points, V <sub>O</sub>
Propagation Delay Input to Output (High to Low)	t <sub>PHL</sub>		10	15	ns	$C_L = 15 \text{ pF}$
Propagation Delay Input to Output (Low to High)	t <sub>PLH</sub>		10	15	ns	$C_L = 15 \text{ pF}$
Pulse Width Distortion <sup>(2)</sup>   tPHL- tPLH	PWD		2	3	ns	$C_L = 15 \text{ pF}$
Propagation Delay Skew <sup>(3)</sup>	t <sub>PSK</sub>		4	6	ns	$C_L = 15 \text{ pF}$
Output Rise Time (10-90%)	t <sub>R</sub>		1	3	ns	$C_L = 15 \text{ pF}$
Output Fall Time (10-90%)	t <sub>F</sub>		1	3	ns	$C_L = 15 \text{ pF}$
Common Mode Transient Immunity (Output Logic High or Logic Low) <sup>(4)</sup>	CMH   CML	20	30		kV/µs	Vcm = 300V
Channel to Channel Skew	t <sub>CSK</sub>		2	3	ns	$C_L = 15 \text{ pF}$
Dynamic Power Consumption <sup>6</sup>			170	210	µA/mHz	per Channel

#### Notes:

- 1. Absolute Maximum ambient operating temperature means the device will not be damaged if operated under these conditions. It does not guarantee performance.
- 2. PWD is defined as  $|t_{PHL} t_{PLH}|$ . %PWD is equal to the PWD divided by the pulse width.
- 3.  $t_{PSK}$  is equal to the magnitude of the worst case difference in  $t_{PHL}$  and/or  $t_{PLH}$  that will be seen between units at 25°C.
- 4.  $CM_H$  is the maximum common mode voltage slew rate that can be sustained while maintaining  $V_O > 0.8 V_{DD}$ .  $CM_L$  is the maximum common mode input voltage that can be sustained while maintaining  $V_O < 0.8 V$ . The common mode voltage slew rates apply to both rising and falling common mode voltage edges.
- 5. Device is considered a two terminal device: pins 1-8 shorted and pins 9-16 shorted.
- 6. Dynamic power consumption numbers are calculated per channel.

# **IL26X**

### **Preliminary**

#### **Application Notes:**

#### **Dynamic Power Consumption**

Isoloop<sup>®</sup> devices achieve their low power consumption from the manner by which they transmit data across the isolation barrier. By detecting the edge transitions of the input logic signal and converting these to narrow current pulses, a magnetic field is created around the GMR Wheatstone bridge. Depending on the direction of the magnetic field, the bridge causes the output comparator to switch following the input logic signal. Since the current pulses are narrow, about 2.5ns wide, the power consumption is independent of mark-to-space ratio and solely dependent on frequency. This has obvious advantages over optocouplers whose power consumption is heavily dependent on its on-state and frequency.

The approximate power supply current per channel for

\_ISOLOOP®

Isoloop<sup>®</sup> is: I(input) = 40 
$$\left(\frac{f}{fmax}\right)\left(\frac{1}{4}\right)$$
 mA

where f = operating frequency fmax = 50 MHz

#### **Power Supply Decoupling**

Both power supplies to these devices should be decoupled with low ESR 100 nF ceramic capacitors. For data rates in excess of 10MBd, use of ground planes for both GND1 and GND2 is highly recommended. Capacitors should be located as close as possible to the device.

#### Signal Status on Start-up and Shut Down

To minimize power dissipation, the input signals are differentiated and then latched on the output side of the isolation barrier to reconstruct the signal. This could result in an ambiguous output state depending on power up, shutdown and power loss sequencing. Therefore, the designer should consider the inclusion of an initialization signal in his start-up circuit. Initialization consists of toggling each channel either high then low or low then high, depending on the desired state.

#### **Electrostatic Discharge Sensitivity**

This product has been tested for electrostatic sensitivity to the limits stated in the specifications. However, NVE recommends that all integrated circuits be handled with appropriate care to avoid damage. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.

#### **Data Transmission Rates**

The reliability of a transmission system is directly related to the accuracy and quality of the transmitted digital information. For a digital system, those parameters which determine the limits of the data transmission are *pulse width distortion* and *propagation delay skew*.

Propagation delay is the time taken for the signal to travel through the device. This is usually different when sending a low-to-high than when sending a high-to-low signal. This difference, or error, is called pulse width distortion (PWD) and is usually in ns. It may also be expressed as a percentage:

 $PWD\% = \frac{Maximum Pulse Width Distortion (ns)}{Signal Pulse Width (ns)} x 100\%$ 

For example: For data rates of 12.5 Mb

 $PWD\% = \frac{3 \text{ ns}}{80 \text{ ns}} \quad x \ 100\% = \ 3.75\%$ 

This figure is almost *three times* better than for any available optocoupler with the same temperature range, and *two times* better than any optocoupler regardless of published temperature range. The *IsoLoop*<sup>®</sup> range of isolators will run at almost 35 Mb before reaching the 10% limit.

Propagation delay skew is the difference in time taken for two or more channels to propagate their signals. This becomes significant when clocking is involved since it is undesirable for the clock pulse to arrive before the data has settled. A short propagation delay skew is therefore critical, especially in high data rate parallel systems, to establish and maintain accuracy and repeatability. The *IsoLoop*<sup>®</sup> range of isolators all have a maximum propagation delay skew of 6 ns, which is *five times* better than any optocoupler. The maximum channel to channel skew in the IsoLoop<sup>®</sup> coupler is only 3 ns which is *ten times* better than any optocoupler.

# Preliminary

#### **Applications:**

#### Figure 1 Single Channel $\Delta\Sigma$





Figure 1 shows a typical single channel  $\Delta\Sigma$  ADC application. The A/D is located on the bridge with no signal conditioning electronics between the bridge sensor and the ADC. In this application, the IL717 is the best choice for isolation. It isolates the control bus from the microcontroller. The system clock is located on the isolated side of the system.

#### Figure 2 Multi Channel $\Delta\Sigma$



The second  $\Delta\Sigma$  application is where multiple ADC's are configured in a channel-to-channel isolation configuration. The problem for designers is how to control clock jitter and edge placement accuracy of the system clock for each ADC. The best solution is to use a single clock on the system side and distribute this to each ADC. The IL261 adds a 5th channel to the IL717. This 5th channel is used to distribute a single, isolated clock to multiple ADC's as shown in Figure 2.





#### Pin Configurations IL260, IL261

Note: Connected Internally

Pins 2 & 8 Pins 9 & 15



#### **Timing Diagram**



egen	a	
$t_{PLH}$ $t_{PHL}$ $t_{PW}$ $t_{R}$ $t_{F}$	Propagation Delay, Low to High Propagation Delay, High to Low Minimum Pulse Width Rise Time Fall Time	

#### **IR Soldering Profile**

Recommended profile shown. Maximum temperature allowed on any profile is 260° C.



# Preliminary



7

#### 0.3" SOIC-16 Package



#### 0.15" SOIC-16 Package



#### Ordering Information: use the following format to order these devices

