- Self-Calibrates Input Offset Voltage to 40 μV Max
- Low Input Offset Voltage Drift . . . 1 μ V/°C
- Input Bias Current . . . 1 pA
- Open Loop Gain . . . 120 dB
- Rail-To-Rail Output Voltage Swing
- Stable Driving 1000 pF Capacitive Loads
- Gain Bandwidth Product . . . 4.7 MHz

- Slew Rate . . . 2.5 V/µs
- High Output Drive Capability . . . ±50 mA
- Calibration Time . . . 300 ms
- Characterized From -55°C to 125°C
- Available in Q-Temp Automotive **HighRel Automotive Applications Configuration Control / Print Support Qualification to Automotive Standards**

description

The TLC4501 and TLC4502 are the highest precision CMOS single supply rail-to-rail operational amplifiers available today. The input offset voltage is 10 μ V typical and 40 μ V maximum. This exceptional precision, combined with a 4.7-MHz bandwidth, 2.5-V/us slew rate, and 50-mA output drive, is ideal for multiple applications including: data acquisition systems, measurement equipment, industrial control applications, and portable digital scales.

These amplifiers feature self-calibrating circuitry which digitally trims the input offset voltage to less than 40 µV within the first 300 ms of operation. The offset is then digitally stored in an integrated successive approximation register (SAR). Immediately after the data is stored, the calibration circuitry effectively drops out of the signal path, shuts down, and the device functions as a standard operational amplifier.




Figure 1. Channel One of the TLC4502




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


LinEPIC and Self-Cal are trademarks of Texas Instruments Incorporated



description (continued)

Using this technology eliminates the need for noisy and expensive chopper techniques, laser trimming, and power hungry, split supply bipolar operational amplifiers.





NC - No internal connection

AVAILABLE OPTIONS

			PACKAGEI	DEVICES	
TA	V _{IO} max AT 25°C	SMALL OUTLINE† (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	CERAMIC FLAT PACK (U)
	40 μV	TLC4501ACD	_	_	_
0°C to 70°C	50 μV	TLC4502ACD	_	_	_
0 0 10 70 0	80 μV	TLC4501CD	_	_	_
	100 μV	TLC4502CD	_	_	_
	40 μV	TLC4501AID	_	_	_
-40°C to 125°C	50 μV	TLC4502AID	_	_	_
-40 C to 125 C	80 μV	TLC4501ID	_	_	_
	100 μV	TLC4502ID	_	_	_
-40°C to 125°C	50 μV	TLC4502AQD	_	_	_
-40 C to 125 C	100 μV	TLC4502QD	_	_	_
-55°C to 125°C	50 μV	TLC4502AMD	TLC4502AMFKB	TLC4502AMJGB	TLC4502AMUB
-55 C to 125 C	100 μV	TLC4502MD	TLC4502MFKB	TLC4502MJGB	TLC4502MUB

[†]The D package is also available taped and reeled.



TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-Cal™) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS221A - MAY 1998 - REVISED JULY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD+} (see Note 1)	7 V
Differential input voltage, V _{ID} (see Note 2)	±7 V
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (each input)	±5 mA
Output current, IO (each output)	±100 mA
Total current into V _{DD+}	±100 mA
Total current out of V _{DD} _/GND	±100 mA
Electrostatic discharge (ESD)	> 2 kV
Departing of about singuit assument at (and alone) OFOC (and Note O)	un limita d
Duration of short-circuit current at (or below) 25°C (see Note 3)	uniimilea
Continuous total power dissipation	
	See Dissipation Rating Table
Continuous total power dissipation	See Dissipation Rating Table
Continuous total power dissipation	See Dissipation Rating Table 0°C to 70°C
Continuous total power dissipation Operating free-air temperature range, T _A : TLC4502C TLC4502I TLC4502Q	See Dissipation Rating Table 0°C to 70°C40°C to 125°C
Continuous total power dissipation Operating free-air temperature range, T _A : TLC4502C TLC4502I TLC4502Q	See Dissipation Rating Table 0°C to 70°C40°C to 125°C40°C to 125°C55°C to 125°C
Continuous total power dissipation Operating free-air temperature range, T _A : TLC4502C TLC4502I TLC4502Q TLC4502M	See Dissipation Rating Table 0°C to 70°C -40°C to 125°C -40°C to 125°C -55°C to 125°C -65°C to 150°C 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD} _/GND.
 - 2. Differential voltages are at IN+ with respect to IN-. Excessive current flows when an input is brought below V_{DD} = 0.3 V.
 - 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
U	675 mW	5.4 mW/°C	432 mW	350 mW	135 mW

recommended operating conditions

	TLC4502C		TLC4502I		TLC4502Q		TLC4502M		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ONIT	
Supply voltage, V _{DD}	4	6	4	6	4	6	4	6	V	
Input voltage range, V _I	V_{DD-}	V _{DD+} – 2.3	V							
Common-mode input voltage, V _{IC}	V_{DD-}	V _{DD+} – 2.3	V							
Operating free-air temperature, TA	0	70	-40	125	-40	125	-55	125	°C	



TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-CalTM) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS221A - MAY 1998 - REVISED JULY 1999

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, GND = 0 (unless otherwise noted)

	DADAMETED	750	T CONDITION			TI	LC450xC	;	UNIT
	PARAMETER	IES	T CONDITION	N 5	T _A †	MIN	TYP	MAX	UNII
				TLC4501		-80	10	80	
\/.0	Input offset voltage	$V_{DD} = \pm 2.5 \text{ V},$	$V_{O} = 0$,	TLC4501A	Full range	-40	10	40	μV
VIO	input onset voltage	V _{IC} = 0,	$R_S = 50 \Omega$	TLC4502	rull range	-100	10	100	
				TLC4502A		-50	10	50	
αVIO	Temperature coefficient of input offset voltage				Full range		1		μV/°C
lia	Input offset current	$V_{DD} = \pm 2.5 \text{ V}, V_{O} = 0,$		25°C		1		pА	
IIO	input onset current	$V_{IC} = 0,$			Full range			500	PΑ
lin	Input bias current				25°C		1		pА
IB	input bias current			Full range			500	PΑ	
		$I_{OH} = -500 \mu$ A	١		25°C		4.99		
VOH	High-level output voltage	Lave 5 mA		25°C		4.9		V	
		$I_{OH} = -5 \text{ mA}$			Full range	4.7			
		$V_{IC} = 2.5 V,$	I _{OL} = 500 μ	A	25°C		0.01		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	IOL = 5 mA		25°C		0.1		V
		V C = 2.5 V,	10L = 3 111A		Full range			0.3	
AVD	Large-signal differential voltage	V _{IC} = 2.5 V,	$V_O = 1 V to$	4 V,	25°C	200	1000		V/mV
AVD	amplification	$R_L = 1 k\Omega$,	See Note 4		Full range	200			V/IIIV
R _{I(D)}	Differential input resistance				25°C		10		kΩ
R_{L}	Input resistance	See Note 4			25°C		1012		Ω
CL	Common-mode input capacitance	f = 10 kHz,	P package		25°C		8		pF
zO	Closed-loop output impedance	A _V = 10,	f = 100 kHz		25°C		1		Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 2.7 \	/, V _O = 2.5 \	/,	25°C	90	100		dB
CIVIKK	Common-mode rejection ratio	$R_S = 1 k\Omega$	_		Full range	85			uБ
kova	Supply-voltage rejection ratio	V== - 4 V to 6	\/ \/\a = 0	No lood	25°C	90	100		dB
ksvr	$(\Delta V_{DD \pm}/\Delta V_{IO})$	$V_{DD} = 4 \text{ V to 6 V}, V_{IC} = 0, \text{No load}$		Full range	90			uБ	
				TLC4501/A	25°C		1	1.5	
IDD	Supply current	V _O = 2.5 V,	No load		Full range			2	mA
IDD	очрру синен	VO = 2.5 V,	ino ioau	TLC4502/A	25°C		2.5	3.5	11174
			TLC4502/A		Full range			4	
VIT(CAL)	Calibration input threshold voltage		<u> </u>	<u> </u>	Full range	4			V

†Full range is 0°C to 70°C.

NOTE 4: $\,^{\circ}\text{R}_{\text{L}}$ and $\,^{\circ}\text{C}_{\text{L}}$ values are referenced to 2.5 V.



TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-CalTM) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS221A – MAY 1998 – REVISED JULY 1999

operating characteristics, $V_{DD} = 5 \text{ V}$

PARAMETER		TEST COND	TEST CONDITIONS		TLC450xC, TLC450xAC			UNIT
	PARAMETER	TEST COND	ITIONS	T _A †	MIN	TYP	MAX	UNII
SR	Slew rate at unity gain	Vo = 0.5 V to 2.5 V	C _I = 100 pF	25°C	1.5	2.5		V/μs
SK	Siew rate at unity gain	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	CL = 100 pr	Full range	1			V/μs
v _n	Equivalent input noise voltage	f = 10 Hz		25°C		70		->///
v n	Equivalent input noise voltage	f = 1 kHz		25°C		12		nV/√Hz
\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Peak-to-peak equivalent input noise	f = 0.1 to 1 Hz		25°C		1		μV
V _{N(PP)}	voltage	f = 0.1 to 10 Hz		25°C		1.5		μν
In	Equivalent input noise current			25°C		0.6		fA/√Hz
		$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	25°C		0.02%		
THD + N	Total harmonic distortion plus noise	f = 10 kHz, $R_1 = 1 \text{ k}\Omega,$	A _V = 10	25°C		0.08%		
		C _L = 100 pF	A _V = 100	25°C		0.55%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF	$R_L = 1 \text{ k}\Omega,$	25°C		4.7		MHz
ВОМ	Maximum output swing bandwidth	$V_{O(PP)} = 2 V$, $R_L = 1 k\Omega$,	A _V = 1, C _L = 100 pF	25°C		1		MHz
t _S	Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V,	to 0.1%	25°C		1.6		μs
, s	Setting time	$R_L = 1 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	to 0.01%	25°C		2.2		μδ
φm	Phase margin at unity gain	$R_L = 1 \text{ k}\Omega$,	C _L = 100 pF	25°C		74	·	
	Calibration time			25°C		300		ms

† Full range is 0°C to 70°C. NOTE 4: R_L and C_L values are referenced to 2.5 V.



TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-CalTM) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS221A - MAY 1998 - REVISED JULY 1999

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, GND = 0 (unless otherwise noted)

	DADAMETED		T CONDITION	10	- +	Т	LC450xl		LINIT
	PARAMETER	IES	T CONDITION	15	T _A †	MIN	TYP	MAX	UNIT
				TLC4501		-80	10	80	
\/	Input offect veltage	$V_{DD} = \pm 2.5 \text{ V},$	$V_{O} = 0$,	TLC4501A	Full rongs	-40	10	40	
VIO	Input offset voltage	$V_{IC} = 0$,		TLC4502	Full range	-100	10	100	μV
				TLC4502A		-50	10	50	
αΛΙΟ	Temperature coefficient of input offset voltage				Full range		1		μV/°C
		$V_{DD} = \pm 2.5 \text{ V},$	$V_{O} = 0$,		25°C		1		
IIO	Input offset current	V _{IC} = 0,	$R_S = 50 \Omega$		−40°C to 85°C			500	рА
					Full range			5	nA
					25°C		1		
I _{IB}	Input bias current	$V_{DD} = \pm 2.5 \text{ V},$ $V_{IC} = 0,$	$V_O = 0$, $R_S = 50 \Omega$		−40°C to 85°C			500	pA
					Full range			10	nA
		ΙΟΗ = – 500 μΑ			25°C		4.99		
Vон	High-level output voltage	I _{OH} = – 5 mA			25°C		4.9		V
		IOH = - 3 IIIA			Full range	4.7			
		V _{IC} = 2.5 V,	I _{OL} = 500 μ.	A	25°C		0.01		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 5 mA		25°C		0.1		V
		V ₁ C = 2.5 v,	10L = 0 11# t		Full range			0.3	
AVD	Large-signal differential voltage	$V_{IC} = 2.5 V$,	$V_0 = 1 V to$	4 V,	25°C	200	1000		V/mV
, vD	amplification	$R_L = 1 k\Omega$,	See Note 4		Full range	200	-		V/IIIV
R _{I(D)}	Differential input resistance				25°C		10		kΩ
R_L	Input resistance	See Note 4			25°C		1012		Ω
CL	Common-mode input capacitance	f = 10 kHz,	P package		25°C		8		pF
zO	Closed-loop output impedance	$A_{V} = 10,$	f = 100 kHz		25°C		1		Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 2.7 V	$V_0 = 2.5 \$	/,	25°C	90	100		dB
OWITE	Common mode rejection ratio	$R_S = 1 k\Omega$			Full range	85			uв
ksvr	Supply-voltage rejection ratio	V _{DD} = 4 V to 6	V VIC = 0	No load	25°C	90	100		dB
NOVK	$(\Delta V_{DD \pm}/\Delta V_{IO})$	10D = 1 1 to 0	v, v _{IC} – o,		Full range	90			<u> </u>
				TLC4501/A	25°C		1	1.5	
¹ DD	Supply current	V _O = 2.5 V,	No load		Full range			2	mA
טט.]	I	TLC4502/A	25°C		2.5	3.5] "'^
		11C4502/A		Full range			4		
VIT(CAL)	Calibration input threshold voltage				Full range	4			V

[†] Full range is –40°C to 125°C.

NOTE 4: $\,^{\circ}\text{R}_{\text{L}}$ and $\,^{\circ}\text{C}_{\text{L}}$ values are referenced to 2.5 V.



TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-CalTM) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS221A – MAY 1998 – REVISED JULY 1999

operating characteristics, $V_{DD} = 5 \text{ V}$

PARAMETER		TEST COND	TEST CONDITIONS		TLC450xI, TLC450xAI			UNIT
	PARAMETER	I IEST CONDI	IIIONS	T _A †	MIN	TYP	MAX	UNII
SR	Slew rate at unity gain	V _O = 0.5 V to 2.5 V,	C 100 pF	25°C	1.5	2.5		V/μs
SK	Siew rate at unity gain	ν ₀ = 0.5 ν to 2.5 ν,	CL = 100 pr	Full range	1			V/μs
V	Equivalent input noise voltage	f = 10 Hz		25°C		70		->4/\ =
V _n	Equivalent input noise voltage	f = 1 kHz		25°C		12		nV/√Hz
\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Peak-to-peak equivalent input noise	f = 0.1 to 1 Hz		25°C		1		μV
V _{N(PP)}	voltage	f = 0.1 to 10 Hz		25°C		1.5		μν
In	Equivalent input noise current			25°C		0.6		fA/√Hz
		$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	25°C		0.02%		
THD + N	Total harmonic distortion plus noise	$f = 10 \text{ kHz},$ $R_L = 1 \text{ k}\Omega,$	A _V = 10	25°C		0.08%		
		C _L = 100 pF	A _V = 100	25°C		0.55%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF	$R_L = 1 \text{ k}\Omega,$	25°C		4.7		MHz
ВОМ	Maximum output swing bandwidth	$V_{O(PP)} = 2 V$, $R_L = 1 k\Omega$,	A _V = 1, C _L = 100 pF	25°C		1		MHz
t _S	Settling time	$A_V = -1$, Step = 0.5 V to 2.5 V,	to 0.1%	25°C		1.6		II.e
· ``	Setuing time	R _L = 1 k Ω , C _L = 100 pF	to 0.01%	25°C		2.2		μs
φm	Phase margin at unity gain	$R_L = 1 k\Omega$,	C _L = 100 pF	25°C		74	·	
	Calibration time			25°C		300		ms

† Full range is –40°C to 125°C. NOTE 4: R_L and C_L values are referenced to 2.5 V.



TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-CalTM) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS SLOS221A - MAY 1998 - REVISED JULY 1999

electrical characteristics at specified free-air temperature, V_{DD} = 5 V, GND = 0 (unless otherwise noted)

	PARAMETER	TES	T CONDITION	ıs	T _A †	TLC4502Q, TLC4502M			UNIT
					^	MIN	TYP	MAX	
\/	lament offent violations	$V_{DD} = \pm 2.5 \text{ V},$	V _O = 0,	TLC4502	Full rongs	-100	10	100)/
VIO	Input offset voltage	$V_{IC} = 0,$	$R_S = 50 \Omega$	TLC4502A	Full range	-50	10	50	μV
ανιο	Temperature coefficient of input offset voltage				Full range		1		μV/°C
l. a	lanut offect ourment	$V_{DD} = \pm 2.5 \text{ V},$	$V_{\Omega} = 0$		25°C		1		Λ
IIO	Input offset current	V _{IC} = 0,	$R_S = 50 \Omega$		125°C			5	nA
lin	Input bias current			25°C		1		nA	
ΙΒ	input bias current				125°C			10	IIA
		I _{OH} = - 500 μA	١		25°C		4.99		
Vон	High-level output voltage	I _{OH} = -5 mA		25°C		4.9		V	
				Full range	4.7				
		V _{IC} = 2.5 V,	ΙΟL = 500 μ	4	25°C		0.01		
V_{OL}	Low-level output voltage			25°C		0.1		V	
		$V_{IC} = 2.5 V,$	$I_{OL} = 5 \text{ mA}$		Full range			0.3	
Δ.	Large-signal differential voltage	V _{IC} = 2.5 V,	V _O = 1 V to	4 V,	25°C	200	1000		\//\/
AVD	amplification	$R_L = 1 \text{ k}\Omega$,	See Note 4		Full range	200			V/mV
R _{I(D)}	Differential input resistance				25°C		10		kΩ
RL	Input resistance	See Note 4			25°C		1012		Ω
CL	Common-mode input capacitance	f = 10 kHz,	P package		25°C		8		pF
zo	Closed-loop output impedance	$A_{V} = 10,$	f = 100 kHz		25°C		1		Ω
OMPD	O a service and a series of a service	V _{IC} = 0 to 2.7 \	/, V _O = 2.5 \	/,	25°C	90	100		-ID
CMRR	Common-mode rejection ratio	$R_S = 1 k\Omega$, 0	,	Full range	85			dB
l	Supply-voltage rejection ratio	V _{DD} = 4 V to 6	V, V _{IC} = V _D	D /2,	25°C	90	100		40
ksvr	$(\Delta V_{DD} \pm /\Delta V_{IO})$	1		Full range	90			dB	
l	Cumply assurant	V- 25V	Nolood		25°C		2.5	3.5	A
IDD	Supply current	VO = 2.5 V,	$V_O = 2.5 \text{ V}$, No load		Full range			4	mA
VIT(CAL)	Calibration input threshold voltage				Full range	4			V

† Full range is -40°C to 125°C for Q suffix, -55°C to 125°C for M suffix.

NOTE 4: RL and CL values are referenced to 2.5 V.

operating characteristics, $V_{DD} = 5 \text{ V}$

PARAMETER		TEST COND	TEST CONDITIONS			TLC4502Q, TLC4502M, TLC4502AQ, TLC4502AM		
					MIN	TYP	MAX	
SR	Slew rate at unity gain	$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	$C_{L} = 100 \text{ pF}$	25°C	1.5	2.5		V/μs
J		See Note 4		Full range	1			V/μs
v _n	Equivalent input noise voltage	f = 10 Hz f = 1 kHz		25°C		70		nV/√ Hz
v n	Equivalent input noise voltage			25°C		12		IIV/ VIIZ
\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Peak-to-peak equivalent input noise	f = 0.1 to 1 Hz		25°C		1		μV
VN(PP)	voltage	f = 0.1 to 10 Hz		25°C	1.5		μν	
In	Equivalent input noise current			25°C		0.6		fA/√Hz
		$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$	A _V = 1	25°C		0.02%		
THD + N	Total harmonic distortion plus noise	$f = 10 \text{ kHz},$ $R_L = 1 \text{ k}\Omega,$	A _V = 10	25°C		0.08%		
		C _L = 100 pF	A _V = 100	25°C		0.55%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF	$R_L = 1 \text{ k}\Omega,$	25°C		4.7		MHz
ВОМ	Maximum output swing bandwidth	$V_{O(PP)} = 2 V$, $R_L = 1 k\Omega$,	A _V = 1, C _L = 100 pF	25°C		1		MHz
	Sottling time	$A_V = -1$, Step = 0.5 V to 2.5 V,	to 0.1%	25°C		1.6		
t _S	Settling time	$R_L = 1 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	to 0.01%	25°C		2.2		μs
φm	Phase margin at unity gain	$R_L = 1 \text{ k}\Omega$,	C _L = 100 pF	25°C		74		
	Calibration time			25°C		300		ms

† Full range is -40°C to 125°C for Q suffix, -55°C to 125°C for M suffix.

NOTE 4: R_L and C_L values are referenced to 2.5 V.

Table of Graphs

			FIGURE
V	lanut effect veltage	Distribution	2, 3, 4
VIO	Input offset voltage	vs Common-mode input voltage	5
αVIO	Input offset voltage temperature coefficient	Distribution	6, 7
Vон	High-level output voltage	vs High-level output current	8
VOL	Low-level output voltage	vs Low-level output current	9
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	10
los	Short-circuit output current	vs Free-air temperature	11
VO	Output voltage	vs Differential input voltage	12
AVD	Large-signal differential voltage amplification	vs Free-air temperature vs Frequency	13 14
z _O	Output impedance	vs Frequency	15
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	16 17
SR	Slew rate	vs Load capacitance vs Free-air temperature	18 19
	Inverting large-signal pulse response		20
	Voltage-follower large-signal pulse response		21
	Inverting small-signal pulse response		22
	Voltage-follower small-signal pulse response		23
V _n	Equivalent input noise voltage	vs Frequency	24
	Input noise voltage	Over a 10-second period	25
THD + N	Total harmonic distortion plus noise	vs Frequency	26
	Gain-bandwidth product	vs Free-air temperature	27
_	Dhase marain	vs Load capacitance	28
φm	Phase margin	vs Frequency	14
	Gain margin	vs Load capacitance	29
PSRR	Power-supply rejection ratio	vs Free-air temperature	30
	Calibration time at −40°C		31
	Calibration time at 25°C		32
	Calibration time at 85°C		33
	Calibration time at 125°C		34



DISTRIBUTION OF TLC4502 INPUT OFFSET VOLTAGE





Figure 2

DISTRIBUTION OF TLC4502 INPUT OFFSET VOLTAGE



DISTRIBUTION OF TLC4502 INPUT OFFSET VOLTAGE





Figure 3

INPUT OFFSET VOLTAGE vs



Percentage Of Amplifiers – %

DISTRIBUTION OF TLC4502 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT




Figure 6

HIGH-LEVEL OUTPUT VOLTAGE vs





Figure 8

DISTRIBUTION OF TLC4502 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT



LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT







Figure 9

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE VS FREQUENCY On the peak of the peak of



LARGE-SIGNAL DIFFERENTIAL





LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN

FREQUENCY 80 180° $V_{DD} = 5 V$ $R_L = 1 \text{ k}\Omega$ $C_L = 100 \text{ pF}$ 60 135° $T_A = 25^{\circ}C$ A_{VD} – Large-Signal Differential Voltage Amplification - dB 40 90° Phase Margin 20 45° **0**° -20 -45° -90° -40 10 k 100 k 1 M 10 M 100 M 1 k

f – Frequency – Hz Figure 14

OUTPUT IMPEDANCE





Figure 15




COMMON-MODE REJECTION RATIO FREQUENCY 110 $V_{DD} = 5 V$ CMRR - Common-Mode Rejection Ratio - dB 100 $V_{IC} = 2.5 V$ $T_A = 25^{\circ}C$ 90 80 70 60 50 40 30 20 10 100 1 k 10 k 100 k 1 M 10 M f - Frequency - Hz



COMMON-MODE REJECTION RATIO

Figure 16



SLEW RATE vs FREE-AIR TEMPERATURE

Figure 17




Figure 19

INVERTING LARGE-SIGNAL PULSE RESPONSE 4.5 4 3.5 Vo-Output Voltage - V 3 2.5 2 $V_{DD} = 5 V$ $R_L = 1 k\Omega$ 1.5 $C_{L} = 100 \text{ pF}$ $A_V = -1$ 1 T_A = 25°C 0.5 25 50 100 125 150 175 75 $t - Time - \mu s$






Figure 21

INVERTING SMALL-SIGNAL PULSE RESPONSE




Figure 22

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE




Figure 23



EQUIVALENT INPUT NOISE VOLTAGE FREQUENCY 100 $V_{DD} = 5 V$ Vn – Equivalent Input Noise Voltage – nV/√Hz $R_S = 20 \Omega$ 90 $T_A = 25^{\circ}C$ 80 70 60 50 40 30 20 10 10 100 1 k 10 k 100 k








Figure 25


TOTAL HARMONIC DISTORTION PLUS NOISE




GAIN-BANDWIDTH PRODUCT












POWER SUPPLY REJECTION RATIO





TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS








Figure 34

TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-Cal™) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS221A - MAY 1998 - REVISED JULY 1999

APPLICATION INFORMATION

- The TLC4502 is designed to operate with only a single 5-V power supply, have true differential inputs, and remain in the linear mode with an input common-mode voltage of 0.
- The TLC4502 has a standard dual-amplifier pinout, allowing for easy design upgrades.
- Large differential input voltages can be easily accommodated and, as input differential-voltage protection diodes are not needed, no large input currents result from large differential input voltage. Protection should be provided to prevent the input voltages from going negative more than -0.3 V at 25°C. An input clamp diode with a resistor to the device input terminal can be used for this purpose.
- For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor can be
 used from the output of the amplifier to ground. This increases the class-A bias current and prevents
 crossover distortion. Where the load is directly coupled, for example in dc applications, there is no crossover
 distortion.
- Capacitive loads, which are applied directly to the output of the amplifier, reduce the loop stability margin.
 Values of 500 pF can be accommodated using the worst-case noninverting unity-gain connection. Resistive isolation should be considered when larger load capacitance must be driven by the amplifier.

The following typical application circuits emphasize operation on only a single power supply. When complementary power supplies are available, the TLC4502 can be used in all of the standard operational amplifier circuits. In general, introducing a pseudo-ground (a bias voltage of $V_1/2$ like that generated by the TLE2426) allows operation above and below this value in a single-supply system. Many application circuits shown take advantage of the wide common-mode input-voltage range of the TLC4502, which includes ground. In most cases, input biasing is not required and input voltages that range to ground can easily be accommodated.

description of calibration procedure

To achieve high dc gain, large bandwidth, high CMRR and PSRR, as well as good output drive capability, the TLC4502 is built around a 3-stage topology: two gain stages, one rail-to-rail, and a class-AB output stage. A nested Miller topology is used for frequency compensation.

During the calibration procedure, the operational amplifier is removed from the signal path and both inputs are tied to GND. Figure 35 shows a block diagram of the amplifier during cabilbration mode.






Figure 35. Block Diagram During Calibration Mode

The class AB output stage features rail-to-rail voltage swing and incorporates additional switches to put the output node into a high-impedance mode during the calibration cycle. Small-replica output transistors (matched to the main output transistors) provide the amplifier output signal for the calibration circuit. The TLC4502 also features built-in output short-circuit protection. The output current flowing through the main output transistors is continuously being sensed. If the current through either of these transistors exceeds the preset limit (60 mA - 70 mA) for more than about 1 μs , the output transistors are shut down to approximately their quiescent operating point for approximately 5 ms. The device is then returned to normal operation. If the short circuit is still in place, it is detected in less than 1 μs and the device is shut down for another 5 ms.

The offset cancellation uses a current-mode digital-to-analog converter (DAC), whose full-scale current allows for an adjustment of approximately ± 5 mV to the input offset voltage. The digital code producing the cancellation current is stored in the successive-approximation register (SAR).

During power up, when the offset cancellation procedure is initiated, an on-chip RC oscillator is activated to provide the timing of the successive-approximation algorithm. To prevent wide-band noise from interfering with the calibration procedure, an analog low-pass filter followed by a Schmidt trigger is used in the decision chain to implement an averaging process. Once the calibration procedure is complete, the RC oscillator is deactivated to reduce supply current and the associated noise.

TLC4501, TLC4501A, TLC4502, TLC4502A FAMILY OF SELF-CALIBRATING (Self-Cal™) PRECISION CMOS RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS

SLOS221A - MAY 1998 - REVISED JULY 1999

APPLICATION INFORMATION

The key operational-amplifier parameters CMRR, PSRR, and offset drift were optimized to achieve superior offset performance. The TLC4502 calibration DAC is implemented by a binary-weighted current array using a pseudo-R-2R MOSFET ladder architecture, which minimizes the silicon area required for the calibration circuitry, and thereby reduces the cost of the TLC4502.

Due to the performance (precision, PSRR, CMRR, gain, output drive, and ac performance) of the TLC4502, it is ideal for applications like:


- Data acquisition systems
- Medical equipment
- Portable digital scales
- Strain gauges
- Automotive sensors
- Digital audio circuits
- Industrial control applications

It is also ideal in circuits like:

- A precision buffer for current-to-voltage converters, a/d buffers, or bridge applications
- High-impedance buffers or preamplifiers
- Long term integration
- Sample-and-hold circuits
- Peak detectors

The TLC4502 self-calibrating operational amplifier is manufactured using Texas instruments LinEPIC process technology and is available in an 8-pin SOIC (D) Package. The C-suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to 125° C. The M-suffix devices are characterized for operation from -55° C to 125° C.





(Gain = 10)
$$V_O = (V_{I1} - V_{I2})(1 + \frac{R6}{R4 + R5}) + V_{(REF)}$$
 Where R1 = R6, R2 = R5, and R3 = R4 (Gain = 100) $V_O = (V_{I1} - V_{I2})(1 + \frac{R5 + R6}{R4}) + V_{(REF)}$ Where R1 = R6, R2 = R5, and R3 = R4

Figure 36. Single-Supply Programmable Instrumentation Amplifier Circuit




Figure 37. Two Operational-Amplifier Instrumentation Amplifier Circuit




Figure 38. Three Operational-Amplifier Instrumentation Amplifier Circuit




Figure 39. Fixed Current-Source Circuit






Figure 40. Voltage-Follower Circuit




Figure 41. Lamp-Driver Circuit




Figure 42. TTL-Driver Circuit




Figure 43. High-Compliance Current-Sink Circuit




Figure 44. Comparator With Hysteresis Circuit




Figure 45. Low-Drift Detector Circuit

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$ Release 8, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 4) and subcircuit in Figure 46 are generated using the TLC4501 typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 4: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Intergrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 46. Boyle Macromodel and Subcircuit

PSpice and Parts are trademarks of MicroSim Corporation.




MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012

MECHANICAL INFORMATION

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



MECHANICAL INFORMATION

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL-STD-1835 GDIP1-T8



MECHANICAL INFORMATION

U (S-GDFP-F10)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated