- Member of the Pin-Compatible CommsDACTM Product Family
- 125 MSPS Update Rate
- 10-Bit Resolution
- Superior Spurious Free Dynamic Range Performance (SFDR) to Nyquist at 40 MHz Output: 62 dBc
- 1 ns Setup/Hold Time
- Differential Scalable Current Outputs: 2 mA to 20 mA
- On-Chip 1.2-V Reference
- 3 V and 5 V CMOS-Compatible Digital Interface
- Straight Binary or Twos Complement Input
- Power Dissipation: 175 mW at 5 V , Sleep Mode: 25 mW at 5 V
- Package: 28-Pin SOIC and TSSOP


## SOIC (DW) OR TSSOP (PW) PACKAGE <br> (TOP VIEW)



NC - No internal connection

## description

The THS5651A is a 10 -bit resolution digital-to-analog converter (DAC) specifically optimized for digital data transmission in wired and wireless communication systems. The 10-bit DAC is a member of the CommsDAC series of high-speed, low-power CMOS digital-to-analog converters. The CommsDAC family consists of pin compatible 14-, 12-, 10-, and 8-bit DACs. All devices offer identical interface options, small outline package and pinout. The THS5651A offers superior ac and dc performance while supporting update rates up to 125 MSPS.

The THS5651A operates from an analog supply of 4.5 V to 5.5 V . Its inherent low power dissipation of 175 mW ensures that the device is well suited for portable and low-power applications. Lowering the full-scale current output reduces the power dissipation without significantly degrading performance. The device features a SLEEP mode, which reduces the standby power to approximately 25 mW , thereby optimizing the power consumption for system needs.
The THS5651A is manufactured in Texas Instruments advanced high-speed mixed-signal CMOS process. A current-source-array architecture combined with simultaneous switching shows excellent dynamic performance. On-chip edge-triggered input latches and a 1.2 V temperature compensated bandgap reference provide a complete monolithic DAC solution. The digital supply range of 3 V to 5.5 V supports 3 V and 5 V CMOS logic families. Minimum data input setup and hold times allow for easy interfacing with external logic. The THS5651A supports both a straight binary and twos complement input word format, enabling flexible interfacing with digital signal processors.

The THS5651A provides a nominal full-scale differential output current of 20 mA and $>300 \mathrm{k} \Omega$ output impedance, supporting both single-ended and differential applications. The output current can be directly fed to the load (e.g., external resistor load or transformer), with no additional external output buffer required. An accurate on-chip reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA , with no significant degradation of performance. This reduces power consumption and provides 20 dB gain range control capabilities. Alternatively, an external reference voltage and control amplifier may be applied in applications using a multiplying DAC. The output voltage compliance range is 1.25 V .

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## 10-BIT, 125 MSPS, CommsDACTM

## description (continued)

The THS5651A is available in both a 28 -pin SOIC and TSSOP package. The device is characterized for operation over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE |  |
| :---: | :---: | :---: |
|  | 28-TSSOP <br> (PW) | 28-SOIC <br> (DW) |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | THS5651AIPW | THS5651AIDW |

functional block diagram


## Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| AGND | 20 | 1 | Analog ground return for the internal analog circuitry |
| $\mathrm{AV}_{\text {DD }}$ | 24 | 1 | Positive analog supply voltage (4.5 V to 5.5 V ) |
| BIASJ | 18 | 0 | Full-scale output current bias |
| CLK | 28 | 1 | External clock input. Input data latched on rising edge of the clock. |
| COMP1 | 19 | 1 | Compensation and decoupling node, requires a $0.1 \mu \mathrm{~F}$ capacitor to AV DD. |
| COMP2 | 23 | 1 | Internal bias node, requires a $0.1 \mu \mathrm{~F}$ decoupling capacitor to AGND. |
| D[9:0] | [1:10] | 1 | Data bits 0 through 9. <br> D9 is most significant data bit (MSB), D0 is least significant data bit (LSB). |
| DGND | 26 | I | Digital ground return for the internal digital logic circuitry |
| DV ${ }_{\text {DD }}$ | 27 | 1 | Positive digital supply voltage (3 V to 5.5 V ) |
| EXTIO | 17 | I/O | Used as external reference input when internal reference is disabled (i.e., EXTLO = $\mathrm{AV}_{\mathrm{DD}}$ ). Used as internal reference output when EXTLO = AGND, requires a $0.1 \mu \mathrm{~F}$ decoupling capacitor to AGND when used as reference output |
| EXTLO | 16 | 0 | Internal reference ground. Connect to $\mathrm{AV}_{\mathrm{DD}}$ to disable the internal reference source |
| IOUT1 | 22 | 0 | DAC current output. Full scale when all input bits are set 1 |
| IOUT2 | 21 | 0 | Complementary DAC current output. Full scale when all input bits are 0 |
| MODE | 25 | 1 | Mode select. Internal pulldown. Mode 0 is selected if this pin is left floating or connected to DGND. See timing diagram. |
| NC | [11:14] | N | No connection |
| SLEEP | 15 | 1 | Asynchronous hardware power down input. Active High. Internal pulldown. Requires $5 \mu \mathrm{~s}$ to power down but 3 ms to power up. |

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$

| Supply voltage range, $A V_{D D}$ (see Note 1) DVD (see Note 2) | $\begin{aligned} & -0.3 \mathrm{~V} \text { to } 6.5 \mathrm{~V} \\ & -0.3 \mathrm{~V} \text { to } 6.5 \mathrm{~V} \end{aligned}$ |
| :---: | :---: |
| Voltage between AGND and DGND ...... | -0.3 V to 0.5 V |
| Supply voltage range, $A V_{D D}$ to $\mathrm{DV}_{\mathrm{DD}}$ | -6.5 V to 6.5 V |
| CLK, SLEEP, MODE (see Note 2) | -0.3 V to $\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital input D9-D0 (see Note 2) | -0.3 V to $\mathrm{DV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| IOUT1, IOUT2 (see Note 1) | -1 V to $\mathrm{AV}_{\text {DD }}+0.3 \mathrm{~V}$ |
| COMP1, COMP2 (see Note 1) | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| EXTIO, BIASJ (see Note 1) | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| EXTLO (see Note 1) | -0.3 V to 0.3 V |
| Peak input current (any input) | 20 mA |
| Peak total input current (all inputs) | -30 mA |
| Operating free-air temperature range, $\mathrm{T}_{\mathrm{A}}$ : THS5651AI | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
|  | $260^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Measured with respect to AGND.
2. Measured with respect to DGND.

## THS5651A

10-BIT, 125 MSPS, CommsDACTM
DIGITAL-TO-ANALOG CONVERTER
SLAS260 - FEBRUARY 2000
electrical characteristics over recommended operating free-air temperature range, $A V_{D D}=5 \mathrm{~V}$, $\mathrm{DV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{IOUT}_{\mathrm{FS}}=20 \mathrm{~mA}$ (unless otherwise noted)

## dc specifications

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 10 |  |  | Bits |
| DC accuracy ${ }^{\dagger}$ |  |  |  |  |  |  |
| INL | Integral nonlinearity | ${ }^{T} \mathrm{~A}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -1 | $\pm 0.5$ | 1 | LSB |
| DNL | Differential nonlinearity |  | -0.5 | $\pm 0.25$ | 0.5 | LSB |
| Monotonicity |  |  | Monotonic |  |  |  |
| Analog output |  |  |  |  |  |  |
| Offset error |  |  | 0.02 |  |  | \%FSR |
| Gain error |  | Without internal reference | 2.3 |  |  | \%FSR |
|  |  | With internal reference | 1.3 |  |  |  |
|  | Full scale output current $\ddagger$ |  | 2 |  | 20 | mA |
|  | Output compliance range | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \quad \mathrm{IOUT} \mathrm{FSS}=20 \mathrm{~mA}$ | -1 |  | 1.25 | V |
|  | Output resistance |  | 300 |  |  | k $\Omega$ |
|  | Output capacitance |  | 5 |  |  | pF |
| Reference output |  |  |  |  |  |  |
|  | Reference voltage |  | 1.18 | 1.22 | 1.32 | V |
|  | Reference output current§ |  |  | 100 |  | nA |
| Reference input |  |  |  |  |  |  |
| VEXTIO | Input voltage range |  | 0.1 |  | 1.25 | V |
|  | Input resistance |  |  | 1 |  | $\mathrm{M} \Omega$ |
|  | Small signal bandwidth $\\|$ | Without CCOMP1 |  | 1.3 |  | MHz |
|  | Input capacitance |  |  | 100 |  | pF |
| Temperature coefficients |  |  |  |  |  |  |
|  | Offset drift |  |  | 0 |  | ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| Gain drift |  | Without internal reference |  | $\pm 40$ |  |  |
|  |  | With internal reference |  | $\pm 120$ |  |  |
|  | Reference voltage drift |  |  | $\pm 35$ |  |  |
| Power supply |  |  |  |  |  |  |
| AV ${ }_{\text {DD }}$ | Analog supply voltage |  | 4.5 | 5 | 5.5 | V |
| DV ${ }_{\text {DD }}$ | Digital supply voltage |  | 3 |  | 5.5 | V |
| ${ }^{\prime}$ AVDD | Analog supply current |  |  | 25 | 30 | mA |
|  | Sleep mode supply current | Sleep mode |  | 3 | 5 | mA |
| IDVDD | Digital supply current\# |  |  | 5 | 6 | mA |
|  | Power dissipationl\| | $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \quad \mathrm{DV} \mathrm{DD}=5 \mathrm{~V}, \quad \mathrm{IOUT}_{\mathrm{FS}}=20 \mathrm{~mA}$ |  | 175 |  | mW |
| $\mathrm{AV}_{\mathrm{DD}}$ | Power supply rejection ratio |  |  | $\pm 0.4$ |  | \%FSR/V |
| DV ${ }_{\text {DD }}$ |  |  | $\pm 0.025$ |  |  |  |
|  | Operating range |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

[^0]electrical characteristics over recommended operating free-air temperature range, AV DD $=5 \mathrm{~V}$, $D V_{D D}=5 \mathrm{~V}$, IOUT $_{F S}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load (unless otherwise noted)
ac specifications

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog output |  |  |  |  |  |  |
| ${ }^{\text {f CLK }}$ | Maximum output update rate | DV ${ }_{\text {DD }}=4.5 \mathrm{~V}$ to 5.5 V | 100 | 125 |  | MSPS |
|  |  | $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ to 3.6 V | 70 | 100 |  |  |
| $\mathrm{t}_{\mathrm{s} \text { (DAC) }}$ | Output settling time to $0.1 \% \dagger$ |  |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{pd}}$ | Output propagation delay |  |  | 1 |  | ns |
| GE | Glitch energy $\ddagger$ | Worst case LSB transition (code 511 - code 512) |  | 5 |  | pV -s |
| tre(IOUT) | Output rise time 10\% to 90\% $\dagger$ |  |  | 1 |  | ns |
| $\mathrm{tf}_{\text {(IOUT }}$ | Output fall time 90\% to 10\% $\dagger$ |  |  | 1 |  | ns |
| Output noise |  | $\mathrm{IOUT}_{\text {FS }}=20 \mathrm{~mA}$ |  | 15 |  | $\mathrm{pA} / \sqrt{\mathrm{HZ}}$ |
|  |  | $\mathrm{IOUT}_{\text {FS }}=2 \mathrm{~mA}$ |  | 10 |  |  |
| AC linearity§ |  |  |  |  |  |  |
| THD | Total harmonic distortion | $\mathrm{f}^{\text {CLK }}=25 \mathrm{MSPS}$, fout $=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | -72 |  | dBc |
|  |  | ${ }^{\mathrm{f}} \mathrm{CLK}=50 \mathrm{MSPS}, \mathrm{f}$ OUT $=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | -72 | -64 |  |
|  |  | ${ }^{\text {f }}$ CLK $=50 \mathrm{MSPS}$, foUT $=2 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | -70 |  |  |
|  |  | $\mathrm{f}^{\text {CLK }}=100 \mathrm{MSPS}, \mathrm{f}$ OUT $=2 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | -70 |  |  |
| SFDR | Spurious free dynamic range to Nyquist | ${ }^{\text {f }}$ CLK $=25 \mathrm{MSPS}$, fout $=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 79 |  | dBc |
|  |  | ${ }^{\text {f CLK }}=50 \mathrm{MSPS}, \mathrm{fOUT}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | 66 |  |  |  |
|  |  | $\mathrm{f}^{\text {CLK }}=50 \mathrm{MSPS}, \mathrm{fOUT}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 77 |  |  |
|  |  | $\mathrm{f}^{\text {CLKK }}=50 \mathrm{MSPS}, \mathrm{fOUT}=2.51 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 75 |  |  |
|  |  | ${ }^{\mathrm{f}} \mathrm{CLK}=50 \mathrm{MSPS}, \mathrm{fOUT}=5.02 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 71 |  |  |
|  |  | $\mathrm{f}^{\text {CLK }}=50 \mathrm{MSPS}, \mathrm{f}$ OUT $=20.2 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 58 |  |  |
|  |  | ${ }^{\mathrm{f}} \mathrm{CLK}=100 \mathrm{MSPS}, \mathrm{fOUT}=5.04 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 69 |  |  |
|  |  | ${ }^{\mathrm{f}} \mathrm{CLK}=100 \mathrm{MSPS}, \mathrm{fOUT}=20.2 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 61 |  |  |
|  |  | $\mathrm{f}^{\text {CLK }}=100 \mathrm{MSPS}, \mathrm{fOUT}=40.4 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 62 |  |  |
|  | Spurious free dynamic range within a window | ${ }^{\mathrm{f}} \mathrm{CLK}=50 \mathrm{MSPS}, \mathrm{fOUT}=1 \mathrm{MHz}, \mathrm{T}$ A $=25^{\circ} \mathrm{C}, 1 \mathrm{MHz}$ span |  | 82 |  | dBc |
|  |  | $\mathrm{f}_{\mathrm{CLK}}=50 \mathrm{MSPS}, \mathrm{fOUT}=5.02 \mathrm{MHz}, 2 \mathrm{MHz}$ span |  | 81 |  |  |
|  |  | $\mathrm{f}_{\mathrm{CLK}}=100 \mathrm{MSPS}$, fout $=5.04 \mathrm{MHz}, 4 \mathrm{MHz}$ span |  | 78 |  |  |

[^1]electrical characteristics over recommended operating free-air temperature range, $A V_{D D}=5 \mathrm{~V}$, $\mathrm{DV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{IOUT}_{\mathrm{FS}}=20 \mathrm{~mA}$ (unless otherwise noted)
digital specifications

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interface |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $D V_{D D}=5 \mathrm{~V}$ | 3.5 | 5 |  | V |
|  |  | $\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.1 | 3.3 |  |  |
| VIL | Low-level input voltage | $\mathrm{DV}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 0 | 1.3 | V |
|  |  | $\mathrm{DV}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 0 | 0.9 |  |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ to 5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{DV}_{\mathrm{DD}}=3 \mathrm{~V}$ to 5.5 V | -10 |  | 10 | $\mu \mathrm{A}$ |
|  | Input capacitance |  | 1 |  | 5 | pF |
| Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}(\mathrm{D})$ | Input setup time |  | 1 |  |  | ns |
| th(D) | Input hold time |  | 1 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{LPH})$ | Input latch pulse high time |  | 4 |  |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{D})$ | Digital delay time |  |  |  | 1 | clk |

[^2]
## TYPICAL CHARACTERISTICS $\dagger$



[^3]TYPICAL CHARACTERISTICS $\dagger$


Figure 5

## SPURIOUS FREE DYNAMIC RANGE vs OUTPUT FREQUENCY AT 125 MSPS



Figure 7

SPURIOUS FREE DYNAMIC RANGE OUTPUT FREQUENCY AT 100 MSPS


Figure 6
SPURIOUS FREE DYNAMIC RANGE
vs
OUTPUT FREQUENCY AT 0 dBFS


Figure 8

[^4]
## TYPICAL CHARACTERISTICS $\dagger$



Figure 9

## SPURIOUS FREE DYNAMIC RANGE <br> vs OUTPUT FREQUENCY AT 50 MSPS



Figure 11

SPURIOUS FREE DYNAMIC RANGE
vs
OUTPUT FREQUENCY AT 25 MSPS


Figure 10

## SPURIOUS FREE DYNAMIC RANGE vs OUTPUT FREQUENCY AT 70 MSPS



Figure 12

[^5]
## TYPICAL CHARACTERISTICS $\dagger$



Figure 13
dUAL TONE SPURIOUS FREE DYNAMIC RANGE vs
AOUT AT Fout $=$ F Clock $^{7} 7$


Figure 15


Figure 14

TOTAL HARMONIC DISTORTION
vs
CLOCK FREQUENCY AT FOUT = $\mathbf{2}$ MHZ


Figure 16
$\dagger$ AV ${ }_{D D}=5 \mathrm{~V}^{\prime} I^{\prime} \mathrm{IUT}_{\mathrm{FS}}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

## TYPICAL CHARACTERISTICS $\dagger$

## SPURIOUS FREE DYNAMIC RANGE <br> VS

FULL-SCALE OUTPUT CURRENT AT 100 MSPS


Figure 17

SPURIOUS FREE DYNAMIC RANGE VS OUTPUT FREQUENCY AT 100 MSPS

Figure 18

## SPURIOUS FREE DYNAMIC RANGE <br> VS <br> TEMPERATURE AT 70 MSPS



Figure 19
$\dagger$ AV ${ }_{D D}=5 \mathrm{~V}, \mathrm{IOUT}_{\mathrm{FS}}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

TYPICAL CHARACTERISTICS $\dagger$


Figure 20
DIFFERENTIAL NONLINEARITY


Figure 21
SINGLE-TONE OUTPUT SPECTRUM


Figure 22

[^6]
## TYPICAL CHARACTERISTICS $\dagger$

SINGLE-TONE OUTPUT SPECTRUM


Figure 23


Figure 24


Figure 25
$\dagger A V_{D D}=5 \mathrm{~V}$, IOUT $_{F S}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

## TYPICAL CHARACTERISTICS $\dagger$



Figure 26

DIGITAL SUPPLY CURRENT
VS
RATIO (Fclock/Fout) AT DV $D=5 \mathrm{~V}$


Figure 27

DIGITAL SUPPLY CURRENT
VS
RATIO (Fclock/Fout) AT DV ${ }_{D D}=3.3 \mathrm{~V}$


Figure 28

## APPLICATION INFORMATION

The THS5651A architecture is based on current steering, combining high update rates with low power consumption. The CMOS device consists of a segmented array of PMOS transistor current sources, which are capable of delivering a full-scale current up to 20 mA . High-speed differential current switches direct the current of each current source to either one of the output nodes, IOUT1 or IOUT2. The complementary output currents thus enable differential operation, canceling out common mode noise sources (on-chip and PCB noise), dc offsets, even order distortion components, and increase signal output power by a factor of two. Major advantages of the segmented architecture are minimum glitch energy, excellent DNL, and very good dynamic performance. The DAC's high output impedance of $>300 \mathrm{k} \Omega$ and fast switching result in excellent dynamic linearity (spurious free dynamic range SFDR).

The full-scale output current is set using an external resistor $\mathrm{R}_{\mathrm{BIAS}}$ in combination with an on-chip bandgap voltage reference source ( 1.2 V ) and control amplifier. The current $\mathrm{I}_{\mathrm{BI}}$ 號 through resistor $\mathrm{R}_{\mathrm{BIAS}}$ is mirrored internally to provide a full-scale output current equal to 32 times I IIAS. The full-scale current can be adjusted from 20 mA down to 2 mA .

## data interface and timing

The THS5651A comprises separate analog and digital supplies, i.e. $\mathrm{AV}_{\mathrm{DD}}$ and $\mathrm{DV} \mathrm{V}_{\mathrm{DD}}$. The digital supply voltage can be set from 5.5 V down to 3 V , thus enabling flexible interfacing with external logic. The THS5651A provides two operating modes, as shown in Table 1. Mode 0 (mode pin connected to DGND) supports a straight binary input data word format, whereas mode 1 (mode pin connected to $\mathrm{DV}_{\mathrm{DD}}$ ) sets a twos complement input configuration.
Figure 29 shows the timing diagram. Internal edge-triggered flip-flops latch the input word on the rising edge of the input clock. The THS5651A provides for minimum setup and hold times ( $>1 \mathrm{~ns}$ ), allowing for noncritical external interface timing. Conversion latency is one clock cycle for both modes. The clock duty cycle can be chosen arbitrarily under the timing constraints listed in the digital specifications table. However, a $50 \%$ duty cycle will give optimum dynamic performance. Figure 30 shows a schematic of the equivalent digital inputs of the THS5651A, valid for pins D9-D0, SLEEP, and CLK. The digital inputs are CMOS-compatible with logic thresholds of $\mathrm{DV}_{\mathrm{DD}} / 2 \pm 20 \%$. Since the THS5651A is capable of being updated up to 100 MSPS , the quality of the clock and data input signals are important in achieving the optimum performance. The drivers of the digital data interface circuitry should be specified to meet the minimum setup and hold times of the THS5651A, as well as its required min/max input logic level thresholds. Typically, the selection of the slowest logic family that satisfies the above conditions will result in the lowest data feed-through and noise. Additionally, operating the THS5651A with reduced logic swings and a corresponding digital supply ( $\mathrm{DV} \mathrm{VD}_{\mathrm{DD}}$ ) will reduce data feed-through. Note that the update rate is limited to 70 MSPS for a digital supply voltage $\mathrm{DV}_{\mathrm{DD}}$ of 3 V to 3.6 V .

## APPLICATION INFORMATION



Figure 29. Timing Diagram
Table 1. Input Interface Modes

| FUNCTION/MODE | MODE 0 | MODE 1 |
| :---: | :---: | :---: |
|  | MODE PIN CONNECTED TO <br> DGND | MODE PIN CONNECTED TO <br> DV |
|  | Binary | Twos complement |



Figure 30. Digital Equivalent Input

## APPLICATION INFORMATION

## DAC transfer function

The THS5651A delivers complementary output currents IOUT1 and IOUT2. Output current IOUT1 equals the approximate full-scale output current when all input bits are set high in mode 0 (straight binary input), i.e. the binary input word has the decimal representation 1023. For mode 1, the MSB is inverted (twos complement input format). Full-scale output current will flow through terminal IOUT2 when all input bits are set low (mode 0, straight binary input). The relation between IOUT1 and IOUT2 can thus be expressed as:

$$
\text { IOUT1 }=\mathrm{IOUT}_{\text {FS }}-\text { IOUT2 }
$$

where IOUT ${ }_{F S}$ is the full-scale output current. The output currents can be expressed as:

$$
\begin{aligned}
& \text { IOUT1 }=\text { IOUT }_{\text {FS }} \times \frac{\text { CODE }}{1024} \\
& \text { IOUT2 }=\text { IOUT }_{F S} \times \frac{(1023-\text { CODE })}{1024}
\end{aligned}
$$

where CODE is the decimal representation of the DAC data input word. Output currents IOUT1 and IOUT2 drive resistor loads R LOAD or a transformer with equivalent input load resistance R LOAD . This would translate into single-ended voltages VOUT1 and VOUT2 at terminal IOUT1 and IOUT2, respectively, of:

$$
\begin{aligned}
& \text { VOUT1 }=I O U T 1 \times R_{\text {LOAD }}=\frac{C O D E}{1024} \times I O U T_{F S} \times R_{\text {LOAD }} \\
& \text { VOUT2 }=I O U T 2 \times R_{\text {LOAD }}=\frac{(1023-C O D E)}{1024} \times I O U T_{F S} \times R_{\text {LOAD }}
\end{aligned}
$$

The differential output voltage VOUT DIFF can thus be expressed as:

The latter equation shows that applying the differential output will result in doubling of the signal power delivered to the load. Since the output currents of IOUT1 and IOUT2 are complementary, they become additive when processed differentially. Care should be taken not to exceed the compliance voltages at node IOUT1 and IOUT2, which would lead to increased signal distortion.

## APPLICATION INFORMATION

## reference operation

The THS5651A comprises a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor RBIAS $^{\text {. The bias current I IBIAS }}$ through resistor $\mathrm{R}_{\text {BIAS }}$ is defined by the on-chip bandgap reference voltage and control amplifier. The full-scale output current equals 32 times this bias current. The full-scale output current IOUT ${ }_{F S}$ can thus be expressed as:

$$
\mathrm{IOUT}_{\mathrm{FS}}=32 \times \mathrm{I}_{\mathrm{BIAS}}=\frac{32 \times \mathrm{V}_{\mathrm{EXTIO}}}{R_{\text {BIAS }}}
$$

where $\mathrm{V}_{\text {EXTIO }}$ is the voltage at terminal EXTIO. The bandgap reference voltage delivers an accurate voltage of 1.2 V . This reference is active when terminal EXTLO is connected to AGND. An external decoupling capacitor $\mathrm{C}_{\text {EXT }}$ of $0.1 \mu \mathrm{~F}$ should be connected externally to terminal EXTIO for compensation. The bandgap reference can additionally be used for external reference operation. In that case, an external buffer with high impedance input should be applied in order to limit the bandgap load current to a maximum of 100 nA . The internal reference can be disabled and overridden by an external reference by connecting EXTLO to AV DD. Capacitor $\mathrm{C}_{\text {EXT }}$ may hence be omitted. Terminal EXTIO thus serves as either input or output node.
The full-scale output current can be adjusted from 20 mA down to 2 mA by varying resistor R RIAS or changing the externally applied reference voltage. The internal control amplifier has a wide input range, supporting the full-scale output current range of 20 dB . The bandwidth of the internal control amplifier is defined by the internal 1 nF compensation capacitor at pin COMP1 and the external compensation capacitor C 1 . The relatively weak internal control amplifier may be overridden by an externally applied amplifier with sufficient drive for the internal 1 nF load, as shown in Figure 31. This provides the user with more flexibility and higher bandwidths, which are specifically attractive for gain control and multiplying DAC applications. Pin SLEEP should be connected to AGND or left disconnected when an external control amplifier is used.


Figure 31. Bypassing the Internal Reference and Control Amplifier

## APPLICATION INFORMATION

## analog current outputs

Figure 32 shows a simplified schematic of the current source array output with corresponding switches. Differential PMOS switches direct the current of each individual PMOS current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches, and is typically $>300 \mathrm{k} \Omega$ in parallel with an output capacitance of 5 pF .

Output nodes IOUT1 and IOUT2 have a negative compliance voltage of -1 V , determined by the CMOS process. Beyond this value, transistor breakdown may occur, resulting in reduced reliability of the THS5651A device. The positive output compliance depends on the full-scale output current IOUT ${ }_{F S}$ and positive supply voltage $A V_{D D}$. The positive output compliance equals 1.25 V for $\mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}$ and IOUT $\mathrm{FS}=20 \mathrm{~mA}$. Exceeding the positive compliance voltage adversely affects distortion performance and integral nonlinearity. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at IOUT1 and IOUT2 does not exceed 0.5 V (e.g. when applying a $50-\Omega$ doubly terminated load for 20 mA full-scale output current). Applications requiring the THS5651A output (i.e., OUT1 and/or OUT2) to extend its output compliance should size R ROAD accordingly.


Figure 32. Equivalent Analog Current Output
Figure 33(a) shows the typical differential output configuration with two external matched resistor loads. The nominal resistor load of $50 \Omega$ will give a differential output swing of $2 \mathrm{~V}_{\mathrm{PP}}$ when applying a $20-\mathrm{mA}$ full-scale output current. The output impedance of the THS5651A depends slightly on the output voltage at nodes IOUT1 and IOUT2. Consequently, for optimum dc integral nonlinearity, the configuration of Figure 33(b) should be chosen. In this I-V configuration, terminal IOUT1 is kept at virtual ground by the inverting operational amplifier. The complementary output should be connected to ground to provide a dc current path for the current sources switched to IOUT2. Note that the INL/DNL specifications for the THS5651A are measured with IOUT1 maintained at virtual ground. The amplifier's maximum output swing and the DAC's full-scale output current determine the value of the feedback resistor $R_{F B}$. Capacitor $C_{F B}$ filters the steep edges of the THS5651A current output, thereby reducing the operational amplifier slew-rate requirements. In this configuration, the op amp should operate on a dual supply voltage due to its positive and negative output swing. Node IOUT1 should be selected if a single-ended unipolar output is desirable.

## APPLICATION INFORMATION



Figure 33. Differential and Single-Ended Output Configuration
The THS5651A can be easily configured to drive a doubly terminated $50-\Omega$ cable. Figure 34(a) shows the single-ended output configuration, where the output current IOUT1 flows into an equivalent load resistance of $25 \Omega$. Node IOUT2 should be connected to ground or terminated with a resistor of $25 \Omega$. Differential-to-single conversion (e.g., for measurement purposes) can be performed using a properly selected RF transformer, as shown in Figure 34(b). This configuration provides maximum rejection of common-mode noise sources and even order distortion components, thereby doubling the power to the output. The center tap on the primary side of the transformer is connected to AGND, enabling a dc current flow for both IOUT1 and IOUT2. Note that the ac performance of the THS5651A is optimum and specified using this differential transformer coupled output, limiting the voltage swing at IOUT1 and IOUT2 to $\pm 0.5 \mathrm{~V}$.

(a)

(b)

Figure 34. Driving a Doubly Terminated $50 \Omega$ Cable

## APPLICATION INFORMATION

## sleep mode

The THS5651A features a power-down mode that turns off the output current and reduces the supply current to less than 5 mA over the analog supply range of 4.5 V to 5.5 V and temperature range. The power-down mode is activated by applying a logic level 1 to the SLEEP pin (e.g., by connecting pin SLEEP to AVDD). An internal pulldown circuit at node SLEEP ensures that the THS5651A is enabled if the input is left disconnected. Power-up and power-down activation times depend on the value of external capacitor at node SLEEP. For a nominal capacitor value of $0.1 \mu \mathrm{~F}$ power down takes less than $5 \mu \mathrm{~s}$, and approximately 3 ms to power back up. The SLEEP mode should not be used when an external control amplifier is used, as shown in Figure 22.

## definitions of specifications and terminology

## integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

## differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

## offset error

Offset error is defined as the deviation of the output current from the ideal of zero at a digital input value of 0 .

## gain error

Gain error is the error in slope of the DAC transfer function.
signal-to-noise ratio + distortion (S/N+D or SINAD)
S/N+D or SINAD is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for $\mathrm{S} / \mathrm{N}+\mathrm{D}$ is expressed in decibels.

## spurious free dynamic range (SFDR)

SFDR is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

## total harmonic distortion (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal and is expressed in decibels.

## output compliance range

The maximum and minimum allowable voltage of the output of the DAC, beyond which either saturation of the output stage or breakdown may occur.

## settling time

The time required for the output to settle within a specified error band.

## glitch energy

The time integral of the analog value of the glitch transient.

## offset drift

The change in offset error versus temperature from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) in ppm of full-scale range per ${ }^{\circ} \mathrm{C}$.
gain drift
The change in gain error versus temperature from the ambient temperature ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) in ppm of full-scale range per ${ }^{\circ} \mathrm{C}$.
reference voltage drift
The change in reference voltage error versus temperature from the ambient temperature $\left(T_{A}=25^{\circ} \mathrm{C}\right)$ in ppm of full-scale range per ${ }^{\circ} \mathrm{C}$.

## THS5651A evaluation board

An evaluation module (EVM) board for the THS5651A digital-to-analog converter is available for evaluation. This board allows the user the flexibility to operate the THS5651A in various configurations. Possible output configurations include transformer coupled, resistor terminated, and inverting/noninverting amplifier outputs. The digital inputs are designed to interface with the TMS320 C5000 or C6000 family of DSPs or to be driven directly from various pattern generators with the onboard option to add a resistor network for proper load termination.

See the THS56x1 Evaluation Module User's Guide for more details (SLAU032).

## APPLICATION INFORMATION



Figure 35. Schematic


Figure 36. Board Layout, Layer 1


Figure 37. Board Layout, Layer 2

## APPLICATION INFORMATION



Figure 38. Board Layout, Layer 3


Figure 39. Board Layout, Layer 4

## APPLICATION INFORMATION



Figure 40. Board Layout, Layer 5
Table 2. Bill of Materials

| QTY | REF. DES | PART NUMBER | DESCRIPTION | MFG. |
| :---: | :---: | :---: | :---: | :---: |
| 3 | C1, C22, C31 | 1206ZC105KAT2A | Ceramic, $1 \mu \mathrm{~F}, 10 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 10 \%$ | AVX |
| 4 | C18, C19, C28, C35 | ECSTOJY475 | $6.3 \mathrm{~V}, 4.7 \mu \mathrm{~F}$, tantalum | Panasonic |
| 3 | C15, C24, C4 | ECSTOJY106 | $6.3 \mathrm{~V}, 10 \mu \mathrm{~F}$, tantalum | Panasonic |
| 0 | C25, C32 |  | Ceramic, not installed, $50 \mathrm{~V}, \mathrm{X7R}$, 10\% |  |
| 6 | C14, C2, C20, C26, C29, C33 | 12065C103KAT2A | Ceramic, $0.01 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 10 \%$ | AVX |
| 17 | $\begin{aligned} & \text { C10, C11, C12, C13, C16, } \\ & \text { C17, C21, C23, C27, C3, C30, } \\ & \text { C34, C5, C6, C7, C8, C9 } \end{aligned}$ | 12065C104KAT2A | Ceramic, $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}, 10 \%$ | AVX |
| 2 | D1, D2 | AND/AND5GA or equivalent | Green LED, 1206 size SM chip LED |  |
| 4 | FB1, FB2, FB3, FB4 | 27-43-037447 | Fair-Rite SM beads \#27-037447 | FairRite |
| 1 | J1 | TSW-117-07-L-D or equivalent | 34-Pin header for IDC | Samtec |
| 1 | J2 | KRMZ2 or equivalent | 2 Terminal screw connector, 2TERM_CON | Lumberg |
| 1 | J3 | TSW-112-07-L-S or equivalent | Single row 12-pin header | Samtec |
| 1 | J4 | KRMZ3 or equivalent | 3 Terminal screw connector | Lumberg |
| 3 | J5, J6, J7 | 142-0701-206 or equivalent | PCB Mount SMA jack, SMA_PCB_MT | Johnson Components |
| 0 | J8, J9 | 142-0701-206 or equivalent | PCB Mount SMA jack, not installed | Johnson Components |
| 3 | L1, L2, L3 | DO1608C-472 | DO1608C-series, DS1608C-472 | Coil Craft |
| 1 | R1 | 1206 | 1206 Chip resistor, 1.5K, 1/4 W, 1\% |  |
| 4 | R10, R11, R4, R5 | CTS/CTS766-163-(R)330-G-TR | 8 Element isolated resistor pack, $33 \Omega$ |  |

## APPLICATION INFORMATION

Table 2. Bill of Materials (Continued)

| QTY | REF. DES | PART NUMBER | DESCRIPTION | MFG. |
| :---: | :---: | :---: | :---: | :---: |
| 4 | R12, R19, R7, R9 | 1206 | 1206 Chip resistor, $33 \Omega$, 1/4 W, 1\% |  |
| 5 | R13, R17. R2, R21, R8 | 1206 | 1206 Chip resistor, $0 \Omega$, 1/4 W, 1\% |  |
| 1 | R14 | 3214W-1-502 E or equivalent | 4 mm SM Pot, 5K | Bourns |
| 1 | R15 | 1206 | 1206 Chip resistor, $2.94 \mathrm{~K}, 1 / 4 \mathrm{~W}, 1 \%$ |  |
| 1 | R16 | 1206 | 1206 Chip resistor, 3K, 1/4 W, 1\% |  |
| 3 | R18, R24, R29 | 1206 | 1206 Chip resistor, 49.94K, 1/4 W, 1\% |  |
| 3 | R20, R3, R6 | 1206 | 1206 Chip resistor, 10K, 1/4 W, 1\% |  |
| 1 | R22 | 1206 | 1206 Chip resistor, 10K, 1/4 W, 1\% |  |
| 1 | R23 | 1206 | 1206 Chip resistor, 100K, 1/4 W, 1\% |  |
| 1 | R25 | 1206 | 1206 Chip resistor, TBD, 1/4 W, 1\% |  |
| 4 | R26, R27, R28, R30 | 1206 | 1206 Chip resistor, 750K, 1/4 W, 1\% |  |
| 1 | T1 | T1-1T-KK81 | RF Transformer, T1-1T-KK81 | MiniCircuits |
| 2 | U1, U2 | SN74LVT245BDW | Octal bus transceiver, 3-state, SN74LVT245B | TI |
| 1 | U3 | SN74AHCT1G00DBVR/ <br> SN74AHC1G00DBVR | Single gate NAND, SN74AHC1G00 | TI |
| 1 | U4 | SN74AHCT1G32DBVR/ <br> SN74AHCC1G32DBVR | Single 2 input positive or gate, SN74AHC1G32 | TI |
|  | THS5641A | THS5641AIDW | DAC, 3-5.5 V, 8 Bit, 100 MSPS | TI |
|  | THS5651A | THS5651AIDW | DAC, 3-5.5 V, $10 \mathrm{Bit}, 125 \mathrm{MSPS}$ | TI |
|  | THS5661A | THS5661AIDW | DAC, 3-5.5 V, $12 \mathrm{Bit}, 125 \mathrm{MSPS}$ | TI |
|  | THS5671A | THS5647AIDW | DAC, 3-5.5 V, 14 Bit, 125 MSPS | TI |
| 1 | SN74ALVC08 | SN74ALVC08D | Quad AND gate | TI |
| 1 | LT1004D | LT1004CD-1-2/LT1004ID-1-2 | Precision 1.2 V reference | TI |
| 0 | NOT INSTALLED | AD1580BRT | Precision voltage reference, not installed |  |
| 1 | THS3001 | THS3001CD/THS2001ID | THS3001 high-speed op amp | TI |
| 4 | W2 | TSW-102-07-L-S or equivalent | 2 position jumper_.1" spacing, W2 | Samtec |
| 3 | W3 | TSW-102-07-L-S or equivalent | 3 position jumper_.1" spacing, W3 | Samtec |
| 2 | 2X3_JUMPER | TSW-102-07-L-S or equivalent | 6 -Pin header dual row, $0.025 \times 0.1$, 2X3_JUMPER | Samtec |

MECHANICAL DATA
DW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
16 PINS SHOWN


4040000/C 07/96

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013

## MECHANICAL DATA



| PIM | PINS | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{2 8}$ |  |  |  |  |  |  |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
|  | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    $\dagger$ Measured at IOUT1 in virtual ground configuration.
    $\ddagger$ Nominal full-scale current IOUT FS equals 32X the IBIAS current.
    § Use an external buffer amplifier with high impedance input to drive any external load.
    I Reference bandwidth is a function of external cap at COMP1 pin and signal level.
    \# Measured at f CLK $=50 \mathrm{MSPS}$ and $\mathrm{fOUT}=1 \mathrm{MHz}$.
    $\|$ Measured for $50 \Omega$ RLOAD at IOUT1 and IOUT2, fCLK $=50 \mathrm{MSPS}$ and foUT $=20 \mathrm{MHz}$.
    Specifications subject to change

[^1]:    $\dagger$ Measured single ended into $50 \Omega$ load at IOUT1.
    $\ddagger$ Single-ended output IOUT1, $50 \Omega$ doubly terminated load.
    $\S$ Measured with a $50 \% / 50 \%$ duty cycle (high/low percentage of the clock). Optimum ac linearity is obtained when limiting the duty cycle to a range from $45 \% / 55 \%$ to $55 \% / 45 \%$.

[^2]:    Specifications subject to change

[^3]:    $\dagger A V_{D D}=5 \mathrm{~V}, I O U T_{F S}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

[^4]:    $\dagger \mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, I_{\text {IOUT }} \mathrm{FS}^{2}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

[^5]:    $\dagger \mathrm{AV}$ DD $=5 \mathrm{~V}, \mathrm{IOUT}_{\mathrm{FS}}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated load, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

[^6]:    $\dagger \mathrm{AV}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{IOUT}_{\mathrm{FS}}=20 \mathrm{~mA}$, differential transformer coupled output, $50 \Omega$ doubly terminated $\operatorname{load}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted.)

