

BUK9510-55A; BUK9610-55A

TrenchMOS™ logic level FET

Rev. 01 — 20 August 2001

Product data

1. Description

N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS™¹ technology, featuring very low on-state resistance.

Product availability:

BUK9510-55A in SOT78 (TO-220AB)

BUK9610-55A in SOT404 (D²-PAK).

2. Features




- TrenchMOS™ technology
- Q101 compliant
- 175 °C rated
- Logic level compatible.

3. Applications

- Automotive and general purpose power switching:
 - ◆ 12 V and 24 V loads
 - ◆ Motors, lamps and solenoids.

4. Pinning information

Table 1: Pinning - SOT78 and SOT404, simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1	gate (g)		
2	drain (d)		
3	source (s)		
mb	mounting base; connected to drain (d)	 MBK106	 MBK116
		SOT78 (TO-220AB)	SOT404 (D²-PAK)
		 MBB076	

1. TrenchMOS is a trademark of Koninklijke Philips Electronics N.V.



PHILIPS

5. Quick reference data

Table 2: Quick reference data

Symbol	Parameter	Conditions	Typ	Max	Unit
V_{DS}	drain-source voltage (DC)		-	55	V
I_D	drain current (DC)	$T_{mb} = 25^\circ\text{C}; V_{GS} = 5\text{ V}$	[1] -	100	A
P_{tot}	total power dissipation	$T_{mb} = 25^\circ\text{C}$	-	200	W
T_j	junction temperature		-	175	$^\circ\text{C}$
R_{DSon}	drain-source on-state resistance	$T_j = 25^\circ\text{C}; V_{GS} = 5\text{ V}; I_D = 25\text{ A}$	8	10	$\text{m}\Omega$
		$T_j = 25^\circ\text{C}; V_{GS} = 4.5\text{ V}; I_D = 25\text{ A}$	-	11	$\text{m}\Omega$
		$T_j = 25^\circ\text{C}; V_{GS} = 10\text{ V}; I_D = 25\text{ A}$	7	9	$\text{m}\Omega$

6. Limiting values


Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)		-	55	V
V_{DGR}	drain-gate voltage (DC)	$R_{GS} = 20\text{ k}\Omega$	-	55	V
V_{GS}	gate-source voltage (DC)		-	± 15	V
I_D	drain current (DC)	$T_{mb} = 25^\circ\text{C}; V_{GS} = 5\text{ V}$	[1] -	100	A
		Figure 2 and 3	[2] -	75	A
		$T_{mb} = 100^\circ\text{C}; V_{GS} = 5\text{ V}; \text{Figure 2}$	[2] -	70	A
I_{DM}	peak drain current	$T_{mb} = 25^\circ\text{C}; \text{pulsed}; t_p \leq 10\text{ }\mu\text{s}$ Figure 3	-	400	A
P_{tot}	total power dissipation	$T_{mb} = 25^\circ\text{C}; \text{Figure 1}$	-	200	W
T_{stg}	storage temperature		-55	+175	$^\circ\text{C}$
T_j	operating junction temperature		-55	+175	$^\circ\text{C}$
Source-drain diode					
I_{DR}	reverse drain current (DC)	$T_{mb} = 25^\circ\text{C}$	[1] -	100	A
			[2] -	75	A
I_{DRM}	pulsed reverse drain current	$T_{mb} = 25^\circ\text{C}; \text{pulsed}; t_p \leq 10\text{ }\mu\text{s}$	-	400	A
Avalanche ruggedness					
W_{DSS}	non-repetitive avalanche energy	unclamped inductive load; $I_D = 75\text{ A}; V_{DS} \leq 55\text{ V}; V_{GS} = 5\text{ V}; R_{GS} = 50\text{ }\Omega$; starting $T_{mb} = 25^\circ\text{C}$	-	333	mJ


[1] Current is limited by power dissipation chip rating

[2] Continuous current is limited by package



$$P_{der} = \frac{P_{tot}}{P_{tot}(25^\circ C)} \times 100\%$$


Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$V_{GS} \geq 4.5$ V

$$I_{der} = \frac{I_D}{I_{D(25^\circ C)}} \times 100\%$$

Fig 2. Continuous drain current as a function of mounting base temperature.



$T_{mb} = 25$ °C; I_{DM} single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

7. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Value	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	vertical in still air; SOT78 package	60	K/W
		mounted on printed circuit board; minimum footprint; SOT404 package	50	K/W
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Figure 4	0.75	K/W

7.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.





8. Characteristics

Table 5: Characteristics $T_j = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(\text{BR})\text{DSS}}$	drain-source breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}$ $T_j = 25^\circ\text{C}$ $T_j = -55^\circ\text{C}$	55	-	-	V
$V_{GS(\text{th})}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ Figure 9 $T_j = 25^\circ\text{C}$ $T_j = 175^\circ\text{C}$ $T_j = -55^\circ\text{C}$	1 0.5 -	1.5 - -	2 - 2.3	V
I_{DSS}	drain-source leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}$ $T_j = 25^\circ\text{C}$ $T_j = 175^\circ\text{C}$	-	0.05 -	10 500	μA
I_{GSS}	gate-source leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	2	100	nA
$R_{DS\text{on}}$	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 25 \text{ A}$ Figure 7 and 8 $T_j = 25^\circ\text{C}$ $T_j = 175^\circ\text{C}$ $V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A}$ $V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}$	- - - -	8 - - 7	10 20 11 9	$\text{m}\Omega$
Dynamic characteristics						
$Q_{g(\text{tot})}$	total gate charge	$V_{GS} = 5 \text{ V}; V_{DD} = 44 \text{ V};$	-	68	-	nC
Q_{gs}	gate-to-source charge	$I_D = 25 \text{ A}; \text{Figure 14}$	-	8	-	nC
Q_{gd}	gate-to-drain (Miller) charge		-	28	-	nC
C_{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V};$	-	3200	4307	pF
C_{oss}	output capacitance	$f = 1 \text{ MHz}; \text{Figure 12}$	-	740	888	pF
C_{rss}	reverse transfer capacitance		-	490	680	pF
$t_{d(\text{on})}$	turn-on delay time	$V_{DD} = 30 \text{ V}; R_L = 1.2 \Omega;$	-	30	-	ns
t_r	rise time	$V_{GS} = 5 \text{ V}; R_G = 10 \Omega$	-	155	-	ns
$t_{d(\text{off})}$	turn-off delay time		-	192	-	ns
t_f	fall time		-	139	-	ns
L_d	internal drain inductance	from drain lead 6 mm from package to centre of die	-	4.5	-	nH
		from contact screw on mounting base to centre of die SOT78	-	3.5	-	nH
		from upper edge of drain mounting base to centre of die SOT404	-	2.5	-	nH
L_s	internal source inductance	from source lead to source bond pad	-	7.5	-	nH


Table 5: Characteristics...continued $T_j = 25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Source-drain diode						
V_{SD}	source-drain (diode forward) voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}$ Figure 15	-	0.85	1.2	V
t_{rr}	reverse recovery time	$I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A}/\mu\text{s}$	-	77	-	ns
Q_r	recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 30 \text{ V}$	-	230	-	nC

 $T_j = 25^\circ\text{C}; t_p = 300 \mu\text{s}$ **Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.** $T_j = 25^\circ\text{C}; I_D = 25 \text{ A}$ **Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.** $T_j = 25^\circ\text{C}$ **Fig 7. Drain-source on-state resistance as a function of drain current; typical values.**


$$a = \frac{R_{DSon}}{R_{DSon}(25^\circ\text{C})}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




$I_D = 1$ mA; $V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_j = 25$ $^{\circ}$ C; $V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




$T_j = 25$ $^{\circ}$ C; $V_{DS} = 25$ V

Fig 11. Forward transconductance as a function of drain current; typical values.




$V_{GS} = 0$ V; $f = 1$ MHz

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.




$V_{DS} = 25\text{ V}$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.



$T_j = 25\text{ }^\circ\text{C}; I_D = 25\text{ A}$

Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values.




$V_{GS} = 0\text{ V}$

Fig 15. Reverse diode current as a function of reverse diode voltage; typical values.

9. Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	c	D	D ₁	E	e	L	L ₁₍₁₎	L ₂ _{max.}	p	q	Q
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	3.8 3.6	3.0 2.7	2.6 2.2

Note


1. Terminals in this zone are not tinned.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT78		3-lead TO-220AB	SC-46			-00-09-07-01-02-16

Fig 16. SOT78 (TO-220AB).

Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads
(one lead cropped)

SOT404




DIMENSIONS (mm are the original dimensions)

UNIT	A	A_1	b	c	$D_{max.}$	D_1	E	e	L_p	H_D	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	2.54	2.90 2.10	15.80 14.80	2.60 2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT404						-99-06-25 01-02-12

Fig 17. SOT404 (D²-PAK).

10. Soldering



Dimensions in mm.

Fig 18. Reflow soldering footprint for SOT404.

11. Revision history

Table 6: Revision history

Rev	Date	CPCN	Description
01	20010820	-	Product data; initial version

12. Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definition
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

13. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

14. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

Contents

1	Description	1
2	Features	1
3	Applications	1
4	Pinning information.....	1
5	Quick reference data	2
6	Limiting values.....	2
7	Thermal characteristics.....	4
7.1	Transient thermal impedance	4
8	Characteristics.....	5
9	Package outline	9
10	Soldering	11
11	Revision history.....	12
12	Data sheet status	13
13	Definitions	13
14	Disclaimers.....	13

© Koninklijke Philips Electronics N.V. 2001.
Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 20 August 2001

Document order number: 9397 750 08555



PHILIPS

Let's make things better.