


CMOS 8-bit Single Chip Microcomputer**Description**

The CXP87352/87360 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, VISS/VASS circuit, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, HSYNC counter, VCR vertical sync separation circuit and the measurement circuit which measure signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP87352/87360 provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.


Features


- A wide instruction set (213 instructions) which cover various types of data
 - 16-bit operation/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz operation
 333ns at 12MHz operation
 122 μ s at 32kHz operation
- Incorporated ROM capacity 52K bytes (CXP87352), 60K bytes (CXP87360)
- Incorporated RAM capacity 2048 bytes
- Peripheral functions
 - A/D converter 8-bit, 12-channel, successive approximation system
(Conversion time 20.0 μ s/16MHz)
 - Serial Interface Incorporated buffer RAM (1 to 32 bytes auto transfer) 1-channel
Incorporated 8-bit and 8-stage FIFO for data
(1 to 8 bytes auto transfer) 1-channel
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer,
32kHz timer/counter
 - High precision timing pattern generator PPG 19-pin 32-stage programmable
RTG 5-pin 2-channel
 - PWM/DA gate output PWM 12-bit, 2-channel (Repetitive frequency 62kHz/16MHz)
DA gate pulse output 13-bit, 4-channel
 - Servo input control Capstan FG, Drum FG/PG, CTL input
 - VSYNC separator
 - FRC capture unit
 - PWM output
 - VISS/VASS circuit
 - Remote control receiving circuit 8-bit pulse measurement counter with on-chip, 6-stage FIFO
 - General purpose prescaler 7-bit (SYNC1 input frequency divided, FRC capture possible)
12-bit event counter (Counts SYNC1 input.)
 - HSYNC counter 22 factors, 15 vectors, multi-interruption possible
- Interruption
- Standby mode
- Package 100-pin plastic QFP/LQFP
- Piggyback/evaluation chip CXP87300 100-pin ceramic QFP/LQFP

**Structure**


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



Pin Configuration 1 (Top View) 100-pin QFP package

- Note)** 1. NC (Pin 90) is always connected to VDD.
 2. Vss (Pins 41 and 88) are both connected to GND.

Pin Configuration 2 (Top View) 100-pin LQFP package


Note) 1. NC (Pin 88) is always connected to V_{DD}.
 2. V_{ss} (Pins 39 and 86) are both connected to GND.




Pin Description

Symbol	I/O	Description		
PA0/PPO0 to PA7/PPO7	Output/ Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins) PB0 and PB2 can be 3-state controlled with PPG.	Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)
PB0/PPO8 to PB7/PPO15	Output/ Real time output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		
PC0/PPO16 to PC2/PPO18	I/O/ Real time output	(Port C) 8-bit I/O port, enables to specify I/O by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)		
PC3/RTO3 to PC7/RTO7	I/O/ Real time output	(Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins)		
PD0 to PD7	I/O	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Input pin to request external interruption. Active when falling edge. PC3 can be 3-state controlled with RTG. System clock frequency division output.	External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge. PWM output pins. (2 pins)
PE0/INT0/ CKOUT	Input/Input/Output			DA gate pulse output pins. (4 pins)
PE1/EC/INT2/ HCOUT	Input/Input/Input/ Output			
PE2/PWM0	Output/Output			
PE3/PWM1	Output/Output			
PE4/DAA0	Output/Output			
PE5/DAA1	Output/Output			
PE6/DAB0	Output/Output			
PE7/DAB1	Output/Output			
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)		
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)		
PF4/AN8 to PF7/AN11	Output/Input			
SCK0	I/O	Serial clock (CH0) I/O pin.		
SO0	Ouput	Serial data (CH0) output pin.		
SI0	Input	Serial data (CH0) input pin.		
CS0	Input	Serial chip select (CH0) input pin.		

Symbol	I/O	Description	
PG0/CFG	Input/Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input pin.
PG1/DFG	Input/Input		Drum FG input pin.
PG2/DPG	Input/Input		Drum PG input pin.
PG3/PBCTL	Input/Input		Playback CTL pulse input pin. External event input pin of timer/counter.
PG4/SYNC0	Input/Input		Composite sync signal input pin.
PG5/SYNC1	Input/Input		
PG6/EXI0	Input/Input		External input pin to FRC capture unit.
PG7/EXI1	Input/Input		
PH0 to PH7	Output	(Port H) 8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be specified by bit unit. (7 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/DDO/ADJ	I/O/Output/ Output/Output		Timer/counter, CTL duty detection, 32kHz oscillation adjustment output pin.
PI4/INT1/NMI	I/O/Input/Input		Input pin to request external interruption and non-maskable interruption. Active when falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Function as standby release input can be specified by bit unit. I/O can be specified by bit unit.	
EXTAL	Input		Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.
XTAL	Output		
TEX	Input		Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)
TX	Output		
RST	Input	System reset pin of active "L" level.	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
AV _{DD}		Positive power supply pin of A/D converter.	
AV _{REF}	Input	Reference voltage input pin of A/D converter.	
AV _{ss}		GND pin of A/D converter.	
V _{DD}		Positive power supply pin.	
V _{ss}		GND pin. Connect both V _{ss} pins to GND.	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0 /PPO0 to PA7/PPO7 PB4/PPO12 to PB7/PPO15 12 pins	<p>Port A Port B</p> <p>PPO data</p> <p>Port A or Port B</p> <p>Data bus</p> <p>RD</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PB0 /PPO8 PB2/PPO10 2 pins	<p>PPO8 or PPO10</p> <p>PB0 or PB2 data</p> <p>RD</p> <p>Data bus</p> <p>PPO9 or PPO11</p> <p>PPG control status register bit 0 3-state control selection</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PB1/PPO9 PB3/PPO11 2 pins	<p>PPO9 or PPO11</p> <p>PB1 or PB3 data</p> <p>RD</p> <p>Data bus</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z






Pin	Circuit format	When reset
PC0/PPO16 to PC2/PPO18 PC5/RTO5 to PC7/RTO7 6 pins		Hi-Z
PC3/RTO3 1 pin		Hi-Z
PC4/RTO4 1 pin		Hi-Z

Pin	Circuit format	When reset
PD0 to PD7 8 pins	<p>Port D</p> <p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>Large current 12mA</p> <p>IP</p>	Hi-Z
PE0/INT0/CKOUT 1 pin	<p>Port E</p> <p>Port E/PWM selection register bit 0, 1</p> <p>PS1 PS2 PS3 → MPX</p> <p>Data bus ← RD Interruption circuit</p> <p>IP</p>	Hi-Z
PE1/EC/INT2 1 pin	<p>Port E</p> <p>Hi-Z control</p> <p>From HSYNC counter</p> <p>HCOUNT</p> <p>Data bus ← RD (Port E)</p> <p>IP</p> <p>Interruption circuit/ event counter</p>	Hi-Z

Pin	Circuit format	When reset
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p>	H level
AN0 to AN3 4 pins		Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>The circuit for Port F consists of an input multiplexer (IP) followed by an A/D converter. The IP has four inputs corresponding to PF4 through PF7. The output of the IP is connected to the A/D converter. The A/D converter outputs to a data bus. A RD (Port F) signal is used to enable the IP. A Port/AD select signal is also present.</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	<p>Port G</p> <p>The circuit for Port G includes a Schmitt input stage followed by a servo input and a data bus. The RD (Port G) signal enables the Schmitt input stage. A note specifies that for PG4/SYNC0 and PG5/SYNC1, CMOS schmitt input and TTL schmitt input can be selected with the mask option.</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>The circuit for Port H features a driver stage with medium withstand voltage (12V) and large current (12mA). The RD (Port H) signal enables the driver stage. The output is connected to a data bus.</p>	Hi-Z
PI2/PWM PI3/TO/ DDO/ADJ 2 pins	<p>Port I</p> <p>The circuit for Port I includes a Port I function select block which can choose between PI2 (from 14-bit PWM) or PI3 (from timer/counter, CTL duty detection circuit, 32kHz timer). The Port I data and Port I direction signals are processed by a multiplexer (MPX). The MPX output is connected to an output driver stage (IP) and a data bus. The RD (Port I) signal enables the driver stage.</p>	Hi-Z

Pin	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>PI1: To remote control circuit PI4: To interruption circuit PI7: To serial CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Note) (PI5 is schmitt input PI6 is inverter input)</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p> <p>Edge detection</p> <p>Standby release</p>	Hi-Z
CS0 SI0 2 pins	<p>Schmitt input</p> <p>To SIO</p>	Hi-Z
SO0 1 pin	<p>SO0 from SIO</p> <p>SO0 output enable</p>	Hi-Z

Pin	Circuit format	When reset
SCK0 1 pin	 <p>Internal serial clock from SIO</p> <p>SCK0 output enable</p> <p>External serial clock to SIO</p> <p>Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during stop. 	Oscillation
TEX TX 2 pins	 <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level. 	Oscillation
RST 1 pin	 <p>Mask option</p> <p>Pull-up resistor</p> <p>Schmitt input</p>	L level
MP 1 pin	 <p>IP</p> <p>OP</p> <p>CPU mode</p>	Hi-Z

Absolute Maximum Ratings

(Vss = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	A _{VDD}	A _{Vss} to +7.0 ^{*1}	V	
	A _{Vss}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 ^{*2}	V	
Output voltage	V _{OUT}	-0.3 to +7.0 ^{*2}	V	
Medium withstand output voltage	V _{OUTP}	-0.3 to +15.0	V	PH pin
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than large current output pins: per pin
	I _{OLC}	20	mA	Large current port pin ^{*3} : per pin
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{OPR}	-20 to +75	°C	
Storage temperature	T _{STG}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package type
		380		LQFP package type

^{*1} A_{VDD} and V_{DD} should be set to a same voltage.^{*2} V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.^{*3} The large current operation transistors are the N-CH transistors of the PD and PH ports.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	3.0	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		2.7	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.7	5.5	V	Guaranteed operation range by TEX clock
		2.0	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	A _{VDD}	3.0	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS schmitt input* ³ and PE0/INT0 pin
			5.5	V	CMOS schmitt input* ⁷
	V _{IHTS}	2.2	5.5	V	TTL schmitt input* ⁴
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin* ⁵ , * ⁸ and TEX pin* ⁶ , * ⁸
		V _{DD} – 0.2	V _{DD} + 0.2	V	EXTAL pin* ⁵ , * ⁹ and TEX pin* ⁶ , * ⁹
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	* ² , * ⁸
	V _{IL}	0	0.2V _{DD}	V	* ² , * ⁹
	V _{IILS}	0	0.2V _{DD}	V	CMOS schmitt input* ³ and PE0/INT0 pin
	V _{IILTS}	0	0.8	V	TTL schmitt input* ⁴
	V _{IILEX}	-0.3	0.4	V	EXTAL pin* ⁵ , * ⁸ and TEX pin* ⁶ , * ⁸
		-0.3	0.2	V	EXTAL pin* ⁵ , * ⁹ and TEX pin* ⁶ , * ⁹
Operating temperature	Topr	-20	+75	°C	

*1 A_{VDD} and V_{DD} should be set to a same voltage.

*2 Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

*3 Each pin of SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

*4 Each pin of PG4 and PG5 (When TTL schmitt input is selected with mask option)

*5 It specifies only when the external clock is input.

*6 It specifies only when the external event count clock is input.

*7 Each pin of CS0, SI0, and PG (For PG4 and PG5, when CMOS schmitt input is selected with mask option.)

*8 In case of 4.5 to 5.5V supply voltage (V_{DD}).*9 In case of 3.0 to 3.6V supply voltage (V_{DD}).

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to $5.5V$)

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (V _{OL} only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	V _{OL} (V _{OL} only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PD, PH	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IH} = 5.5V	0.1		10	μA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	μA
	I _{ILR}	RST*1		-1.5		-400	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	μA
Open drain output leakage current (N-CH Tr OFF in state)	I _{LOH}	PH	V _{DD} = 5.5V V _{OH} = 12V			50	μA
Supply current*2	I _{DD1}	V _{DD}	16MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 5V ± 0.5V*3		31	50	mA
	I _{DDS1}		SLEEP mode V _{DD} = 5V ± 0.5V		2.0	8	mA
	I _{DD2}		32kHz crystal oscillation (C ₁ = C ₂ = 47pF) V _{DD} = 3V ± 0.3V		46	110	μA
	I _{DDS2}		SLEEP mode V _{DD} = 3V ± 0.3V		9	35	μA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 5V ± 0.5V			10	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

*2 When entire output pins are open.

*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

DC Characteristics ($V_{DD} = 3.0$ to $3.6V$)

(Ta = -20 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (Vol only) PI1 to PI7 PJ, S00, SCK0	V _{DD} = 3.0V, I _{OH} = -0.15mA	2.7			V
			V _{DD} = 3.0V, I _{OH} = 0.5mA	2.3			V
Low level output voltage	V _{OL}	PD, PH	V _{DD} = 3.0V, I _{OL} = 1.2mA			0.3	V
			V _{DD} = 3.0V, I _{OL} = 1.6mA			0.5	V
Input current	I _{IHE}	EXTAL	V _{DD} = 3.6V, V _{IH} = 3.6V	0.3		20	μA
	I _{IIE}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.3		-20	μA
	I _{IHT}	TEX	V _{DD} = 3.6V, V _{IH} = 3.6V	0.1		10	μA
	I _{ILT}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.1		-10	μA
	I _{ILR}	RST*1		-0.9		-200	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	V _{DD} = 3.6V, VI = 0, 3.6V			±10	μA
Open drain output leakage current	I _{LOH}	PH	V _{DD} = 3.6V, V _{OH} = 12V			50	μA
Supply current*2	I _{DD1}	V _{DD}	12MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 3.3V ± 0.3V*3		15	30	mA
	I _{DDS1}		SLEEP mode V _{DD} = 3.3V ± 0.3V		0.8	2.5	mA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 3.3V ± 0.3V			10	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

*2 When entire output pins are open.

*3 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).




AC Characteristics**(1) Clock timing**

(Ta = -20 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit	
System clock frequency	fc	XTAL EXTAL	Fig. 1,	VDD = 4.5 to 5.5V	1	16	MHz
			Fig. 2		1	12	
System clock input pulse width	txL, txH	XTAL EXTAL	Fig. 1,	VDD = 4.5 to 5.5V	28		ns
			Fig. 2 (External clock drive)		37.5		
System clock input rise and fall times	tCR, tCF	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)		200	ns	
Event count clock input pulse width	tEH, tEL	EC	Fig. 3		tsys × 4*	ns	
Event count clock input rise and fall times	tER, tEF	EC	Fig. 3		20	ns	
System clock frequency	fc	TEX TX	Fig. 2 VDD = 2.7 to 5.5V (32kHz clock applied condition)	32.768		kHz	
Event count clock input pulse width	tTL, tTH	TEX	Fig. 3	10		μs	
Event count clock input rise and fall times	tTR, tTF	TEX	Fig. 3		20	ms	

* tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS high level width	t _{WHCS}	$\overline{CS0}$	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	$\overline{SCK0}$	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	$\overline{SCK0}$	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 100		ns
SI input setup time (against $\overline{SCK} \uparrow$)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (against $\overline{SCK} \uparrow$)	t _{ksi}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK $\downarrow \rightarrow SO$ delay time	t _{ks0}	SO0	SCK input mode		2t _{sys} + 200	ns
			SCK output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO means each pin of CS \rightarrow CS0, SCK \rightarrow SCK0, SI \rightarrow SI0, and SO \rightarrow SO0 respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS ↓ → SCK delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 250	ns
CS ↑ → SCK floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↓ → SO delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 250	ns
CS ↓ → SO floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI input setup time (against SCK ↑)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (against SCK ↑)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 250	ns
			SCK output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO means each pin of CS → CS0, SCK → SCK0, SI → SI0, and SO → SO0 respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1) (SIO mode)(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
<u>SCK1</u> cycle time	t _{KCY}	<u>SCK1</u>	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	<u>SCK1</u>	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI1 input setup time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{ksi}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.


Serial transfer (CH1) (SIO mode)(Ta = -20 to +75°C, V_{DD} = 3.0 to 3.6V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
<u>SCK1</u> cycle time	t _{KCY}	<u>SCK1</u>	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	<u>SCK1</u>	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI1 input setup time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{ksi}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 250	ns
			SCK1 output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing (SIO mode)

Serial transfer (CH1) (Special mode)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	tLCY	SO1 SI1	Note 1)		104		μs
SI1 data setup time	tLSU	SI1		2			μs
SI1 data hold time	tLHD	SI1		2			μs

Note 1) tLCY specifies only serial mode register (CH1) (SIOM1: Address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

Note 2) The load of SO1 pin is 50pF + 1TTL.

Serial transfer (CH1) (Special mode)


(Ta = -20 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	tLCY	SO1 SI1	Note 1)		104		μs
SI1 data setup time	tLSU	SI1		2			μs
SI1 data hold time	tLHD	SI1		2			μs

Note 1) tLCY specifies only serial mode register (CH1) (SIOM1: Address 01FAH) lower 2 bits (SO1 clock selection) has been set at 104μs.

Note 2) The load of SO1 pin is 50pF.

Fig. 6. Serial transfer CH1 timing (Special mode)




(3) General purpose prescaler

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	fPCK	SYNC1				12	MHz
External clock input pulse width	tWH, tWL	SYNC1		33			ns
External clock input rise and fall times	tR, tF	SYNC1				200	ns

Fig. 7. General purpose prescaler timing



(4) HSYNC counter

(Ta = -20 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)


Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	fHCK	SYNC1				12	MHz
External clock input pulse width	tWH, tWL	SYNC1		33			ns
External clock input rising and falling times	tR, tF	SYNC1				200	ns
Prescaler output delay time (against PCK ↑)	tHLH	HCOUT	External clock input SYNC1 tR = tF = 6ns		tsys + 130	tsys + 220	ns
	tHHL				tsys + 90	tsys + 150	ns
Prescaler output rising and falling times	tTLH	HCOUT	External clock input SYNC1 tR = tF = 6ns		100	280	ns
	tTHL				30	70	ns

Note1) tsys indicates three values according to the contents of the clock control register (address: 00FEH)
upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11").

Note2) The load of HCOUT pin is 50pF.

Fig. 8. General purpose prescaler timing




(5) A/D converter characteristics (Ta = -20 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, VSS = AVSS = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVSS = 0V			±2	LSB
Conversion time	tCONV			160/fADC*			μs
Sampling time	tSAMP			12/fADC*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 4.5 to 5.5V	AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		SLEEP mode STOP mode 32kHz operating mode			10	μA

(Ta = -20 to +75°C, VDD = AVDD = 3.0 to 3.6V, AVREF = 2.7 to AVDD, VSS = AVSS = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVSS = 0V			±2	LSB
Conversion time	tCONV			160/fADC*			μs
Sampling time	tSAMP			12/fADC*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 3.0 to 3.6V	AVDD - 0.3		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			
AVREF current	IREF	AVREF	Operating mode		0.4	0.7	mA
	IREFS		SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 9. Definitions of A/D converter terms



* The value of fADC is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, fADC = fc/2

When PS1 is selected, fADC = fc

(6) Interruption, reset input

(Ta = -20 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high and low level widths	t _{IH} t _{IL}	INT0 INT1 INT2 NMI PJ0 to PJ7		1		μs
Reset input low level width	t _{RSL}	rst		32/fc		μs

Fig. 10. Interruption input timing





Fig. 11. Reset input timing




(7) Others

(Ta = -20 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
CFG input high and low level widths	t _{CFH} t _{CFL}	CFG		t _{FRC} × 24 + 200		ns
DFG input high and low level widths	t _{DFH} t _{DFL}	DFG		t _{FRC} × 16 + 200		ns
DPG minimum pulse width	t _{DPW}	DPG		t _{FRC} × 8 + 200		ns
DPG minimum removal time	t _{rem}	DPG		t _{FRC} × 16 + 200		ns
PBCTL input high and low level widths	t _{CTH} t _{CTL}	PBCTL	tsys = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns
EXI input high and low level widths	t _{EIH} t _{EIL}	EXI0 EXI1	tsys = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")t_{FRC} = 1000/fc [ns]

Fig. 12. Other timings

Supplement**Fig. 13. Recommended oscillation circuit**





Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12				
		16.00	12	12				
	P3	32.768kHz	30	18	470K	(ii)		

Mask option table

Item	Content	
Reset pin pull-up resistor	Non-existent	Existen
Input circuit format*	C-MOS schmitt	TTL schmitt

* In PG4/SYNC0 pin and PG5/SYNC1 pin, the input circuit format can be selected to every pin.
However, TTL schmitt can not be selected when the supply voltage (V_{DD}) ranges from 3.0V to 5.5V.


Characteristics Curve



Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



NOTE: Dimension * does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	-----