

May 1998

DS90CR581 LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link

General Description


The DS90CR581 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 40 MHz, 24 bits of RGB data and 4 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY, CNTL) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 140 Megabytes per second. This transmitter is intended to interface to any of the FPD Link receivers.

The chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.


Features

- Up to 140 Megabyte/sec Bandwidth
- Narrow bus reduces cable size and cost
- 290 mV swing LVDS devices for low EMI
- Low power CMOS design
- Power down mode
- PLL requires no external components
- Low profile 56-lead TSSOP package
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS standard

Block Diagrams



Order Number DS90CR581MTD See NS Package Number MTD56



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

| DS90CR581 | S6 | TxIN4 | TxIN5 | S5 | TxIN4 | TxIN5 | S6 | TxIN4 | TxIN5 | S6 | TxIN4 | TxIN7 | S7 | TxIN6 | S7 | TxIN6 | S7 | TxIN6 | S7 | TxIN7 | TxIN7

www.national.com

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3 to +6V-0.3 to (V_{CC} + 0.3V) CMOS/TTL Input Voltage -0.3 to (V_{CC} + 0.3V) LVDS Driver Output Voltage LVDS Output Short Circuit continuous Junction Temperature +150°C -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 4 sec.) +260°C

Maximum Package Power Dissipation @ +25°C

MTD56 (TSSOP) Package:

DS90CR581

1.63W

Package Derating: DS90CR581

12.5 mW/°C above

This device does not meet 2000V ESD rating. (Note 4)

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	4.5	5.0	5.5	V
Operating Free				
Air Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V_{CC})			100	mV_{P-P}

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Condition	Min	Тур	Max	Units	
CMOS/TTL DC SPECIFICATIONS							
V _{IH}	High Level Input Voltage					V _{cc}	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = V_{CC}$, GND, 2.5V or	0.4V		±5.1	±10	μA
I _{os}	Output Short Circuit Current	V _{OUT} = 0V				-120	mA
LVDS DR	RIVER DC SPECIFICATIONS				•		
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$		250	290	450	mV
ΔV_{OD}	Change in V _{OD} between					35	mV
	Complimentary Output States						
Vos	Offset Voltage (Note 5)			1.1	1.25	1.375	V
ΔV _{os}	Change in V _{OS} between					35	mV
	Complimentary Output States						
V _{OH}	High Level Output Voltage				1.3	1.6	V
V _{OL}	Low Level Output Voltage			0.9	1.01		V
Ios	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$			-2.9	-5	mA
I _{OZ}	Output TRI-STATE® Current	Power Down = 0V, V _{OUT}	= 0V or V _{CC}		±1	±10	μA
TRANSM	ITTER SUPPLY CURRENT				•		
I _{CCTW}	Transmitter Supply Current,	$R_L = 100\Omega, C_L = 5 pF,$	f = 32.5 MHz		34	51	mA
	Worst Case	Worst Case Pattern	f = 37.5 MHz		36	53	mA
		(Figure 1, Figure 2)					
I _{CCTG}	Transmitter Supply Current,	$R_L = 100\Omega, C_L = 5 pF,$	f = 32.5 MHz		27	47	mA
	16 Grayscale	Grayscale Pattern	f = 37.5 MHz		28	48	mA
		(Figure 2, Figure 3)					
I _{CCTZ}	Transmitter Supply Current,	Power Down = Low			1	25	μA
	Power Down						

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: ESD Rating: HBM (1.5 k Ω , 100 pF)

PLL V $_{CC} \ge 1000V$ All other pins ≥ 2000V

EIAJ (0 Ω , 200 pF) \geq 150V

Note 5: VOS previously referred as VCM

Note 2: Typical values are given for V_{CC} = 5.0V and T_A = +25°C.

Transmitter Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter			Тур	Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 3)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 3)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 4)				8	ns
TCCS	TxOUT Channel-to-Channel Skew (Note 6) (Figure 5)				350	ps
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11)	f = 20 MHz	-200	150	350	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		6.3	7.2	7.5	ns
TPPos2	Transmitter Output Pulse Position for Bit 2	1	12.8	13.6	14.6	ns
TPPos3	Transmitter Output Pulse Position for Bit 3	1	20	20.8	21.5	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		27.2	28	28.5	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		34.5	35.2	35.6	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		42.2	42.6	42.9	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11) f = 40 MHz		-100	100	300	ps
TPPos1	Transmitter Output Pulse Position for Bit 1		2.9	3.3	3.9	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		6.1	6.6	7.1	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		9.7	10.2	10.7	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		13	13.5	14.1	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		17	17.4	17.8	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		20.3	20.8	21.4	ns
TCIP	TxCLK IN Period (Figure 6)		25	Т	50	ns
TCIH	TxCLK IN High Time(Figure 6)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 6)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 6)	f = 20 MHz	14			ns
		f = 40 MHz	8			ns
THTC	TxIN Hold to TxCLK IN (Figure 6)		2.5	2		ns
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V _{CC} = 5.0V (Figure 7)		5		9.7	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 8)				10	ms
TPDD	Transmitter Powerdown Delay (Figure 10)				100	ns

Note 6: This limit based on bench characterization.

AC Timing Diagrams





FIGURE 1. "Worst Case" Test Pattern

AC Timing Diagrams (Continued)



Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 8: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 9: Figure 1 and Figure 2 show a rising edge data strobe (TxCLK IN/RxCLK OUT).

Note 10: Recommended pin to signal mapping. Customer may choose to define differently.

FIGURE 2. "16 Grayscale" Test Pattern (Notes 7, 8) (Note 9) (Note 10)




FIGURE 3. DS90CR581 (Transmitter) LVDS Output Load and Transition Timing

AC Timing Diagrams (Continued)





FIGURE 4. DS90CR581 (Transmitter) Input Clock Transition Time



Note 11: Measurements at $V_{diff} = 0V$

Note 12: TCCS measured between earliest and latest initial LVDS edges.

Note 13: TxCLK OUT Differential High \rightarrow Low Edge for DS90CF581

TxCLK OUT Differential Low→High Edge for DS90CR581

FIGURE 5. DS90CR581 (Transmitter) Channel-to-Channel Skew




FIGURE 6. DS90CR581 (Transmitter) Setup/Hold and High/Low Times




FIGURE 7. DS90CR581 (Transmitter) Clock In to Clock Out Delay






FIGURE 8. DS90CR581 (Transmitter) Phase Lock Loop Set Time




FIGURE 9. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR581)




FIGURE 10. Transmitter Powerdown Delay






FIGURE 11. Transmitter LVDS Output Pulse Position Measurement

DS90CR581 Pin Description—FPD Link Transmitter

Pin Name	1/0	No.	Description
TxIN	- 1	28	TTL Level input. This includes: 8 Red, 8 Green, 8 Blue, and 4 control lines (FPLINE,
			FPFRAME, DRDY, CNTL). (Also referred to as HSYNC, VSYNC and DATA ENABLE)
TxOUT+	0	4	Positive LVDS differential data output
TxOUT-	0	4	Negative LVDS differential data output
FPSHIFT IN	- 1	1	TTL level clock input. The rising edge acts as data strobe.
TxCLK OUT+	0	1	Positive LVDS differential clock output
TxCLK OUT-	0	1	Negative LVDS differential clock output
PWR DOWN	I	1	TTL level input. Assertion (low input) TRI-STATES the outputs, ensuring low current at power
			down.
V _{CC}	- 1	4	Power supply pins for TTL inputs
GND	- 1	5	Ground pins for TTL inputs
PLL V _{CC}	1	1	Power supply pin for PLL
PLL GND	I	2	Ground pins for PLL
LVDS V _{CC}	- 1	1	Power supply pin for LVDS outputs
LVDS GND	I	3	Ground pins for LVDS outputs

www.national.com





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86

Email: europe.support@nsc.com

Deutsch Tel: +49 (0) 1 80-532 85 85

English Tel: +49 (0) 1 80-532 78 32

Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconducto Asia Pacific Customer Response Group Fax: 65-2504466

Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Email: sea.support@nsc.com

National Semiconductor