

125MHz Single Supply, Clamping Op Amp



The EL2257 is a single supply op amp. Prior single supply op amps have generally been limited to bandwidths

and slew rates one-fourth of that of the EL2257. The 125MHz bandwidth, 275V/ μ s slew rate and 0.05%/0.05° differential gain/differential phase makes this part ideal for single or dual supply video speed applications. With its voltage feedback architecture, this amplifier can accept reactive feedback networks, allowing them to be used in analog filtering applications. The inputs can sense signals below the bottom supply rail and as high as 1.2V below the top rail. Connecting the load resistor to ground and operating from a single supply, the outputs swing completely to ground without saturating. The outputs can also drive to within 1.2V of the top rail. The EL2257 will output ± 100 mA and will operate with single supply voltages as low as 2.7V, making them ideal for portable, low power applications.

The EL2257 has a high speed disable feature. Applying a low logic level to all ENABLE pins reduces the supply current to 0 μ A within 50ns. Each amplifier has its own ENABLE pin. This is useful for both multiplexing and reducing power consumption.

The EL2257 also has an output voltage clamp feature. This clamp is a fast recovery (< 7ns) output clamp that prevents the output voltage from going above the preset clamp voltage. This feature is desirable for A/D applications, as A/D converters can require long times to recover if overdriven.

The EL2257 is available in 14-pin SO (0.150") and 14-pin PDIP packages and operates over the industrial temperature range of -40°C to +85°C. For single amplifier applications, see the EL2150 and EL2157. For space-saving, industry-standard pinout dual and quad applications, see the EL2250 and EL2450.

Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. NO.
EL2257CS	14-Pin SO (0.150")	-	MDP0027
EL2257CS-T7	14-Pin SO (0.150")	7"	MDP0027
EL2257CS-T13	14-Pin SO (0.150")	13"	MDP0027
EL2257CN	14-Pin PDIP	-	MDP0031


Features

- Specified for +3V, +5V, or ± 5 V applications
- Power-down to 0 μ A
- Output voltage clamp
- Large input common-mode range $0V < V_{CM} < V_S - 1.2V$
- Output swings to ground without saturating
- -3dB bandwidth = 125MHz
- ± 0.1 dB bandwidth = 30MHz
- Low supply current = 5mA
- Slew rate = 275V/ μ s
- Low offset voltage = 4mV max
- Output current = ± 100 mA
- High open loop gain = 80dB
- Differential gain = 0.05%
- Differential phase = 0.05°

Applications

- Video amplifiers
- PCMCIA applications
- A/D drivers
- Line drivers
- Portable computers
- High speed communications
- RGB printer, fax, scanner applications
- Broadcast equipment
- Active filtering
- Multiplexing

Pinout



Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

Supply Voltage between V_S and GND 12.6V
 Input Voltage (I_{N+} , I_{N-} , ENABLE, CLAMP) . . . GND–0.3V, $V_S+0.3\text{V}$
 Differential Input Voltage $\pm 6\text{V}$
 Maximum Output Current 90mA
 Output Short Circuit Duration See Note 1 page 3

Power Dissipation See curves
 Storage Temperature Range -65°C to $+150^\circ\text{C}$
 Ambient Operating Temperature Range -40°C to $+85^\circ\text{C}$
 Operating Junction Temperature $+150^\circ\text{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

DC Electrical Specifications $V_S = +5\text{V}$, GND = 0V, $T_A = 25^\circ\text{C}$, $V_{CM} = 1.5\text{V}$, $V_{OUT} = 1.5\text{V}$, $V_{CLAMP} = +5\text{V}$, $V_{ENABLE} = +5\text{V}$, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
V_{OS}	Offset Voltage		-4		4	mV
TCV_{OS}	Offset Voltage Temperature Coefficient	Measured from T_{MIN} to T_{MAX}		10		$\mu\text{V}/^\circ\text{C}$
I_B	Input Bias Current	$V_{IN} = 0\text{V}$		-5.5	-10	μA
I_{OS}	Input Offset Current	$V_{IN} = 0\text{V}$	-1100	150	+1100	nA
TCI_{OS}	Input Bias Current Temperature Coefficient	Measured from T_{MIN} to T_{MAX}		50		$\text{nA}/^\circ\text{C}$
PSRR	Power Supply Rejection Ratio	$V_S = V_{ENABLE} = 2.7\text{V}$ to 12V , $V_{CLAMP} = \text{OPEN}$	45	70		dB
CMRR	Common-mode Rejection Ratio	$V_{CM} = 0\text{V}$ to $+3.8\text{V}$	50	65		dB
		$V_{CM} = 0\text{V}$ to $+3.0\text{V}$	55	70		dB
CMIR	Common-mode Input Range		0		$V_S - 1.2$	V
R_{IN}	Input Resistance	Common-mode	1	2		$\text{M}\Omega$
C_{IN}	Input Capacitance	SO (0.150") package		1		pF
		PDIP package		1.5		pF
R_{OUT}	Output Resistance	$A_V = +1$		40		$\text{m}\Omega$
I_{SON}	Supply Current - Enabled (per amplifier)	$V_S = V_{CLAMP} = 12\text{V}$, $V_{ENABLE} = 12\text{V}$		5	6.5	mA
I_{SOFF}	Supply Current - Shut-down (per amplifier)	$V_S = V_{CLAMP} = 10\text{V}$, $V_{ENABLE} = 0.5\text{V}$		0	50	μA
		$V_S = V_{CLAMP} = 12\text{V}$, $V_{ENABLE} = 0.5\text{V}$		5		μA
PSOR	Power Supply Operating Range		2.7		12.0	V
AVOL	Open Loop Gain	$V_S = V_{CLAMP} = 12\text{V}$, $V_{OUT} = 2\text{V}$ to 9V , $R_L = 1\text{k}\Omega$ to GND	65	80		dB
		$V_{OUT} = 1.5\text{V}$ to 3.5V , $R_L = 1\text{k}\Omega$ to GND		70		dB
		$V_{OUT} = 1.5\text{V}$ to 3.5V , $R_L = 150\Omega$ to GND		60		dB
V_{OP}	Positive Output Voltage Swing	$V_S = 12\text{V}$, $A_V = 1$, $R_L = 1\text{k}\Omega$ to 0V		10.8		V
		$V_S = 12\text{V}$, $A_V = 1$, $R_L = 150\Omega$ to 0V	9.6	10.0		V
		$V_S = \pm 5\text{V}$, $A_V = 1$, $R_L = 1\text{k}\Omega$ to 0V		4.0		V
		$V_S = \pm 5\text{V}$, $A_V = 1$, $R_L = 150\Omega$ to 0V	3.4	3.8		V
		$V_S = 3\text{V}$, $A_V = 1$, $R_L = 150\Omega$ to 0V	1.8	1.95		V
V_{ON}	Negative Output Voltage Swing	$V_S = 12\text{V}$, $A_V = 1$, $R_L = 150\Omega$ to 0V		5.5	8	mV
		$V_S = \pm 5\text{V}$, $A_V = 1$, $R_L = 1\text{k}\Omega$ to 0V		-4.0		V
		$V_S = \pm 5\text{V}$, $A_V = 1$, $R_L = 150\Omega$ to 0V		-3.7	-3.4	V

DC Electrical Specifications $V_S = +5V$, $GND = 0V$, $T_A = 25^\circ C$, $V_{CM} = 1.5V$, $V_{OUT} = 1.5V$, $V_{CLAMP} = +5V$, $V_{ENABLE} = +5V$, unless otherwise specified. **(Continued)**

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
I_{OUT}	Output Current (Note 1)	$V_S = \pm 5V$, $A_V = 1$, $R_L = 10\Omega$ to $0V$	± 75	± 100		mA
		$V_S = \pm 5V$, $A_V = 1$, $R_L = 50\Omega$ to $0V$		± 60		mA
$I_{OUT,OFF}$	Output Current - Disabled	$V_{ENABLE} = 0.5V$		0	20	μA
V_{IH-EN}	ENABLE Pin Voltage for Power-up	Relative to GND pin	2.0			V
V_{IL-EN}	ENABLE Pin Voltage for Shut-down	Relative to GND pin			0.5	V
I_{IH-EN}	ENABLE Pin Input Current - High (Note 2)	$V_S = V_{CLAMP} = 12V$, $V_{ENABLE} = 12V$		340	410	μA
I_{IL-EN}	ENABLE Pin Input Current - Low (Note 2)	$V_S = V_{CLAMP} = 12V$, $V_{ENABLE} = 0.5V$		0	1	μA
V_{OR-CL}	Voltage Clamp Operating Range (Note 3)	Relative to GND pin	1.2		V_{OP}	V
V_{ACC-CL}	CLAMP Accuracy (Note 4)	$V_{IN} = 4V$, $R_L = 1k\Omega$ to GND, $V_{CLAMP} = 1.5V$ and $3.5V$	-250	100	250	mV
I_{IH-CL}	CLAMP Pin Input Current - High	$V_S = V_{CLAMP} = 12V$		12	25	μA
I_{IL-CL}	CLAMP Pin Input Current - Low (per amp)	$V_S = 12V$, $V_{CLAMP} = 1.2V$	-30	-15		μA

NOTES:

1. Internal short circuit protection circuitry has been built into the EL2257. See the Applications section.
2. If the disable feature is not desired, tie the ENABLE pins to the V_S pin, or apply a logic high level to the ENABLE pins.
3. The maximum output voltage that can be clamped is limited to the maximum positive output Voltage, or V_{OP} . Applying a voltage higher than V_{OP} inactivates the clamp. If the clamp feature is not desired, either tie the CLAMP pin to the V_S pin, or simply let the CLAMP pin float.
4. The clamp accuracy is affected by V_{IN} and R_L . See the Typical Curves Section and the Clamp Accuracy vs V_{IN} and R_L curve.

Closed Loop AC Electrical Specifications $V_S = +5V$, $GND = 0V$, $T_A = 25^\circ C$, $V_{CM} = +1.5V$, $V_{OUT} = +1.5V$, $V_{CLAMP} = +5V$, $V_{ENABLE} = +5V$, $A_V = +1$, $R_F = 0\Omega$, $R_L = 150\Omega$ to GND pin unless otherwise specified. (Note 1)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
BW	-3dB Bandwidth ($V_{OUT} = 400mV_{P-P}$)	$V_S = 5V$, $A_V = 1$, $R_F = 0\Omega$		125		MHz
		$V_S = 5V$, $A_V = -1$, $R_F = 500\Omega$		60		MHz
		$V_S = 5V$, $A_V = 2$, $R_F = 500\Omega$		60		MHz
		$V_S = 5V$, $A_V = 10$, $R_F = 500\Omega$		6		MHz
		$V_S = 12V$, $A_V = 1$, $R_F = 0\Omega$		150		MHz
		$V_S = 3V$, $A_V = 1$, $R_F = 0\Omega$		100		MHz
BW	$\pm 0.1dB$ Bandwidth ($V_{OUT} = 400mV_{P-P}$)	$V_S = 12V$, $A_V = 1$, $R_F = 0\Omega$		25		MHz
		$V_S = 5V$, $A_V = 1$, $R_F = 0\Omega$		30		MHz
		$V_S = 3V$, $A_V = 1$, $R_F = 0\Omega$		20		MHz
GBWP	Gain Bandwidth Product	$V_S = 12V$, @ $A_V = 10$		60		MHz
PM	Phase Margin	$R_L = 1k\Omega$, $C_L = 6pF$		55		°
SR	Slew Rate	$V_S = 10V$, $R_L = 150\Omega$, $V_{OUT} = 0V$ to $6V$	200	275		V/ μs
		$V_S = 5V$, $R_L = 150\Omega$, $V_{OUT} = 0V$ to $+3V$		300		V/ μs
t_R, t_F	Rise Time, Fall Time	$\pm 0.1V$ step		2.8		ns
OS	Overshoot	$\pm 0.1V$ step		10		%
t_{PD}	Propagation Delay	$\pm 0.1V$ step		3.2		ns


Closed Loop AC Electrical Specifications $V_S = +5V$, $GND = 0V$, $T_A = 25^\circ C$, $V_{CM} = +1.5V$, $V_{OUT} = +1.5V$, $V_{CLAMP} = +5V$, $V_{ENABLE} = +5V$, $A_V = +1$, $R_F = 0\Omega$, $R_L = 150\Omega$ to GND pin unless otherwise specified. (Note 1)

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
t_S	0.1% Settling Time	$V_S = \pm 5V$, $R_L = 500\Omega$, $A_V = 1$, $V_{OUT} = \pm 3V$		40		ns
	0.01% Settling Time	$V_S = \pm 5V$, $R_L = 500\Omega$, $A_V = 1$, $V_{OUT} = \pm 3V$		75		ns
dG	Differential Gain (Note 2)	$A_V = 2$, $R_F = 1k\Omega$		0.05		%
dP	Differential Phase (Note 2)	$A_V = 2$, $R_F = 1k\Omega$		0.05		°
e_N	Input Noise Voltage	$f = 10kHz$		48		nV/ $\sqrt{Hz}$
i_N	Input Noise Current	$f = 10kHz$		1.25		pA/ $\sqrt{Hz}$
t_{DIS}	Disable Time (Note 3)			50		ns
t_{EN}	Enable Time (Note 3)			25		ns
t_{CL}	Clamp Overload Recovery			7		ns

NOTES:


1. All AC tests are performed on a "warmed up" part, except slew rate, which is pulse tested.
2. Standard NTSC signal = 286mV_{P-P}, $f = 3.58MHz$, as V_{IN} is swept from 0.6V to 1.314V. R_L is DC coupled.
3. Disable/Enable time is defined as the time from when the logic signal is applied to the ENABLE pin to when the supply current has reached half its final value.

Typical Performance Curves




Typical Performance Curves (Continued)


3dB Bandwidth vs Supply Voltage for Non-Inverting Gains




Frequency Response for Various Supply Voltages, AV = +1




PSRR and CMRR vs Frequency




3dB Bandwidth vs Supply Voltage for Inverting Gains




Frequency Response for Various Supply Voltages, AV = +2




PSRR and CMRR vs Die Temperature




Open Loop Gain and Phase vs Frequency




Open Loop Voltage Gain vs Die Temperature




Closed Loop Output Impedance vs Frequency












Typical Performance Curves (Continued)




Typical Performance Curves (Continued)




Typical Performance Curves (Continued)



Typical Performance Curves (Continued)




Enable Response for a Family of DC Inputs




$A_V = +1$, $R_L = 150\Omega$, $V_S = +5V$

Disable Response for a Family of DC Inputs




$A_V = +1$, $R_L = 150\Omega$, $V_S = +5V$


Disable/Enable Response for a Family of Sine Waves




OFF Isolation



EL2257 Channel to Channel Isolation vs Frequency



Package Power Dissipation vs Ambient Temperature
JEDEC JESD51-3 Low Effective Thermal Conductivity Test Board



supply rail with a 1k Ω load. On a +5V supply, the output is therefore capable of swinging from 0V to +4V. On split supplies, the output will swing $\pm 4V$. If the load resistor is tied to the negative rail and split supplies are used, the output range is extended to the negative rail.

Choice of Feedback Resistor, R_F

The feedback resistor forms a pole with the input capacitance. As this pole becomes larger, phase margin is reduced. This increases ringing in the time domain and peaking in the frequency domain. Therefore, R_F has some maximum value which should not be exceeded for optimum performance. If a large value of R_F must be used, a small capacitor in the few picofarad range in parallel with R_F can help to reduce this ringing and peaking at the expense of reducing the bandwidth.

As far as the output stage of the amplifier is concerned, $R_F + R_G$ appear in parallel with R_L for gains other than +1. As this combination gets smaller, the bandwidth falls off. Consequently, R_F has a minimum value that should not be exceeded for optimum performance.

For $A_V = +1$, $R_F = 0\Omega$ is optimum. For $A_V = -1$ or +2 (noise gain of 2), optimum response is obtained with R_F between 500 Ω and 1k Ω . For $A_V = -4$ or +5 (noise gain of 5), keep R_F between 2k Ω and 10k Ω .

Video Performance

For good video performance, an amplifier is required to maintain the same output impedance and the same frequency response as DC levels are changed at the output. This can be difficult when driving a standard video load of 150 Ω , because of the change in output current with DC level. Differential Gain and Differential Phase for the EL2257 are specified with the black level of the output video signal set to +1.2V. This allows ample room for the sync pulse even in a gain of +2 configuration. This results in dG and dP specifications of 0.05% and 0.05° while driving 150 Ω at a gain of +2. Setting the black level to other values, although acceptable, will compromise peak performance. For example, looking at the single supply dG and dP curves for $R_L = 150\Omega$, if the output black level clamp is reduced from 1.2V to 0.6V dG/dP will increase from 0.05%/0.05° to 0.08%/0.25°. Note that in a gain of +2 configuration, this is the lowest black level allowed such that the sync tip doesn't go below 0V.

If your application requires that the output goes to ground, then the output stage of the EL2257, like all other single supply op amps, requires an external pull down resistor tied to ground. As mentioned above, the current flowing through this resistor becomes the DC bias current for the output stage NPN transistor. As this current approaches zero, the NPN turns off, and dG and dP will increase. This becomes more critical as the load resistor is increased in value. While driving a light load, such as 1k Ω , if the input black level is

kept above 1.25V, dG and dP are a respectable 0.03% and 0.03°.

For other biasing conditions see the Differential Gain and Differential Phase vs. Input Voltage curves.

Output Drive Capability

In spite of their moderately low 5mA of supply current, the EL2257 is capable of providing $\pm 100mA$ of output current into a 10 Ω load, or $\pm 60mA$ into 50 Ω . With this large output current capability, a 50 Ω load can be driven to $\pm 3V$ with $V_S = \pm 5V$, making it an excellent choice for driving isolation transformers in telecommunications applications.

Driving Cables and Capacitive Loads

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, the back-termination series resistor will decouple the EL2257 from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. In these applications, a small series resistor (usually between 5 Ω and 50 Ω) can be placed in series with the output to eliminate most peaking. The gain resistor (R_G) can then be chosen to make up for any gain loss which may be created by this additional resistor at the output.

Disable/Power-Down

Each amplifier in the EL2257 can be individually disabled, placing each output in a high-impedance state. The disable or enable action takes only about 40ns. When all amplifiers are disabled, the total supply current is reduced to 0mA, thereby eliminating all power consumption by the EL2257. The EL2257 amplifier's power down can be controlled by standard CMOS signal levels at each ENABLE pin. The applied CMOS signal is relative to the GND pin. For example, if a single +5V supply is used, the logic voltage levels will be +0.5V and +2.0V. If using dual $\pm 5V$ supplies, the logic levels will be -4.5V and -3.0V. Letting all ENABLE pins float will disable the EL2257. If the power-down feature is not desired, connect all ENABLE pins to the V_{S+} pin. The guaranteed logic levels of +0.5V and +2.0V are not standard TTL levels of +0.8V and +2.0V, so care must be taken if standard TTL will be used to drive the ENABLE pins.

Output Voltage Clamp

The EL2257 amplifier has an output voltage clamp. This clamping action is fast, being activated almost instantaneously, and being deactivated in $< 7ns$, and prevents the output voltage from going above the preset clamp voltage. This can be very helpful when the EL2257 is used to drive an A/D converter, as some converters can require long times to recover if overdriven. The output voltage remains at the clamp voltage level as long as the product of the input voltage and the gain setting exceeds the clamp voltage. For example, if the EL2257 is connected in a gain of 2, and +3V DC is applied to the CLAMP pin, any

voltage higher than +1.5V at the inputs will be clamped and +3V will be seen at the output. Each amplifier of the EL2257 have their own CLAMP pin, so individual clamp levels may be set.

Figure 1 below is the EL2257 with each amplifier unity gain connected. Amplifier A is being driven by a 3V_{P-P} sinewave and has 2.25V applied to CLAMPA, while amplifier B is driven by a 3V_{P-P} triangle wave and 1.5V is applied to CLAMPB. The resulting output waveforms, with their outputs being clamped is shown in Figure 2.




FIGURE 1.




FIGURE 2.

Figure 3 shows the output of amplifier A of the same circuit being driven by a 0.5V to 2.75V square wave as the clamp voltage is varied from 1.0V to 2.5V, as well as the unclamped output signal. The rising edge of the signal is clamped to the voltage applied to the CLAMP pin almost instantaneously. The output recovers from the clamped mode within 5–7ns, depending on the clamp voltage. Even when the CLAMP pin is taken 0.2V below the minimum 1.2V specified, the output is still clamped and recovers in about 11ns.




FIGURE 3.

The clamp accuracy is affected by 1) the CLAMP pin voltage, 2) the input voltage, and 3) the load resistor. Depending upon the application, the accuracy may be as little as a few tens of millivolts up to a few hundred millivolts. Be sure to allow for these inaccuracies when choosing the clamp voltage. Curves of Clamp Accuracy vs. V_{CLAMP} and V_{IN} for 3 values of R_L are included in the Typical Performance Curves section.

Unlike amplifiers that clamp at the input and are therefore limited to non-inverting applications only, the EL2257 output clamp architecture works for both inverting and non-inverting gain applications. There is also no maximum voltage difference limitation between V_{IN} and V_{CLAMP} which is common on input clamped architectures.

The voltage clamp operates for any voltage between +1.2V above the GND pin, and the minimum output voltage swing, V_{OP} . Forcing the CLAMP pin much below +1.2V can saturate transistors and should therefore be avoided. Forcing the CLAMP pin above V_{OP} simply de-activates the CLAMP feature. In other words, one cannot expect to clamp any voltage higher than what the EL2257 can drive to in the first place. If the clamp feature is not desired, either let the CLAMP pin float or connect it to the V_{S+} pin.

EL2257 Comparator Application

The EL2257 can be used as a very fast, single supply comparator by utilizing the clamp feature. Most op amps used as comparators allow only slow speed operation because of output saturation issues. However, by applying a DC voltage to the CLAMP pin of the EL2257, the maximum output voltage can be clamped, thus preventing saturation. Figure 4 is amplifier A of an EL2257 implemented as a comparator. 2.25V DC is applied to the CLAMP pin, as well as the I_N- pin. A differential signal is then applied between the inputs. Figure 5 shows the output square wave that results when a $\pm 1V$, 10MHz triangular wave is applied, while Figure 6 is a graph of propagation delay vs. overdrive as a square wave is presented at the input.




FIGURE 4.




FIGURE 5.




FIGURE 6.

Video Sync Pulse Remover Application

All CMOS Analog to Digital Converters (A/Ds) have a parasitic latch-up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 7 shows a unity gain connected amplifier A of an EL2257. Figure 8 shows the complete input video signal applied at the input, as well as the output signal with the negative going sync pulse removed.




FIGURE 7.




FIGURE 8.

Multiplexing with the EL2257

The ENABLE pins on the EL2257 allow for multiplexing applications. Figure 9 shows an EL2257 with both outputs tied together, driving a back terminated 75Ω video load. Two sinewaves of varying amplitudes and frequencies are applied to the two inputs. Logic signals are applied to each of the ENABLE pins to cycle through turning each of the amplifiers on, one at a time. Figure 10 shows the resulting output waveform at VOUT. Switching is complete in about 50ns. Notice the outputs are tied directly together. Decoupling resistors at each output are not necessary. In fact, adding them approximately doubles the switching time to 100ns.




FIGURE 9.




FIGURE 10.

Short Circuit Current Limit

The EL2257 has internal short circuit protection circuitry that protect it in the event of its output being shorted to either supply rail. This limit is set to around 100mA nominally and reduces with increasing junction temperature. It is intended to handle temporary shorts. If an output is shorted indefinitely, the power dissipation could easily increase such that the part will be destroyed. Maximum reliability is maintained if the output current never exceeds $\pm 90\text{mA}$. A heat sink may be required to keep the junction temperature below absolute maximum when an output is shorted indefinitely.

Power Dissipation

With the high output drive capability of the EL2257, it is possible to exceed the 150°C Absolute Maximum junction temperature under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if power-supply voltages, load conditions, or package type need to be modified for the EL2257 to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined by:

$$PD_{MAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}}$$

where:

T_{JMAX} = Maximum junction temperature

T_{AMAX} = Maximum ambient temperature

θ_{JA} = Thermal resistance of the package

PD_{MAX} = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or:

$$PD_{MAX} = N \times V_S \times I_{SMAX} + (V_S - V_{OUT}) \times \frac{V_{OUT}}{R_L}$$

where:

N = Number of amplifiers

V_S = Total supply voltage

I_{SMAX} = Maximum supply current per amplifier

V_{OUT} = Maximum output voltage of the application

R_L = Load resistance tied to ground

If we set the two PD_{MAX} equations, [1] and [2], equal to each other, and solve for V_S , we can get a family of curves for various loads and output voltages according to:

$$V_S = \frac{\frac{R_L \times (T_{JMAX} - T_{AMAX})}{N \times \theta_{JA}} + (V_{OUT})^2}{(I_S \times R_L) + V_{OUT}}$$

Figure 11 below shows total single supply voltage V_S vs. R_L for various output voltage swings for the PDIP and SO (0.150") packages. The curves assume worst-case conditions of $T_A = +85^\circ\text{C}$ and $I_S = 6.5\text{mA}$ per amplifier.




FIGURE 11.

EL2257 Macromodel (one channel)

* Revision A, October 1995

* Pin numbers reflect a standard single opamp.

* When not being used, the clamp pin, pin 1,

* should be connected to Vsupply, pin 7

* Connections: +input

*		-input			
*			+Vsupply		
*				-Vsupply	
*					output
*					clamp
*					

.subckt EL2257/el 3 2 7 4 6 1

* Input Stage

i1 7 10 250μA
 i2 7 11 250μA
 r1 10 11 4K
 q1 12 2 10 qp
 q2 13 3 11 qpa
 r2 12 4 100
 r3 13 4 100
 *

* Second Stage & Compensation

gm 15 4 13 12 4.6m
 r4 15 4 15Meg
 c1 15 4 0.36pF
 *

* Poles

e1 17 4 15 4 1.0
 r6 17 25 400
 c3 25 4 1pF
 r7 25 18 500
 c4 18 4 1pF
 *

* Connections:IN+IN+IN+IN+IN+IN+IN+IN+INININININ

* Output Stage & Clamp

i3 20 4 1.0mA
 q3 7 23 20 qn
 q4 7 18 19 qn
 q5 7 18 21 qn
 q6 4 20 22 qp
 q7 7 23 18 qn
 d1 19 20 da
 d2 18 1 da
 r8 21 6 2
 r9 22 6 2
 r10 18 21 10k
 r11 7 23 100k
 d3 23 24 da
 d4 24 4 da
 d5 23 18 da
 *

* Power Supply Current

ips 7 4 3.2mA

*

* Models

*

```
.model qn npn(is800e-18 bf150 tf0.02nS)
.model qpa pnp(is810e-18 bf50 tf0.02nS)
.model qp pnp(is800e-18 bf54 tf0.02nS)
.model da d(tt0nS)
.ends
```

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com