

NCP561

150 mA CMOS Low Iq Low-Dropout Voltage Regulator

The NCP561 series of fixed output low dropout linear regulators are designed for handheld communication equipment and portable battery powered applications which require low quiescent. The NCP561 series features an ultralow quiescent current of 3.0 μ A. Each device contains a voltage reference unit, an error amplifier, a PMOS power transistor, resistors for setting output voltage, current limit, and temperature limit protection circuits.


The NCP561 has been designed to be used with low cost ceramic capacitors and requires a minimum output capacitor of 1.0 μ F. The device is housed in the micro-miniature TSOP-5 surface mount package. Standard voltage versions are 1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V and 5.0 V.

Features

- Low Quiescent Current of 3.0 μ A Typical
- Low Dropout Voltage of 170 mV at 150 mA
- Low Output Voltage Option
- Output Voltage Accuracy of 2.0%
- Industrial Temperature Range of -40°C to 85°C
- Pb-Free Packages are Available

Typical Applications

- Battery Powered Instruments
- Hand-Held Instruments
- Camcorders and Cameras



This device contains 28 active transistors

Figure 1. Representative Block Diagram




ON Semiconductor®

<http://onsemi.com>



TSOP-5
SN SUFFIX
CASE 483

PIN CONNECTIONS AND MARKING DIAGRAM



xxx = Specific Device Code
Y = Year
W = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

NCP561

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description
1	V _{IN}	Positive power supply input voltage.
2	GND	Power supply ground.
3	Enable	This input is used to place the device into low-power standby. When this input is pulled low, the device is disabled. If this function is not used, Enable should be connected to V _{IN} .
4	N/C	No internal connection.
5	V _{OUT}	Regulated output voltage.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V _{IN}	6.0	V
Enable Voltage	Enable	-0.3 to V _{IN} +0.3	V
Output Voltage	V _{OUT}	-0.3 to V _{IN} +0.3	V
Power Dissipation and Thermal Characteristics Power Dissipation Thermal Resistance, Junction-to-Ambient	P _D R _{θJA}	Internally Limited 250	W °C/W
Operating Junction Temperature	T _J	+125	°C
Operating Ambient Temperature	T _A	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests:
Human Body Model 2000 V per MIL-STD-883, Method 3015
Machine Model Method 200 V
2. Latchup capability (85°C) ± 100 mA DC with trigger voltage.

NCP561

ELECTRICAL CHARACTERISTICS ($V_{IN} = V_{OUT(nom)} + 1.0\text{ V}$, $V_{enable} = V_{IN}$, $C_{IN} = 1.0\text{ }\mu\text{F}$, $C_{OUT} = 1.0\text{ }\mu\text{F}$, $T_J = 25^\circ\text{C}$, unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage ($T_A = 25^\circ\text{C}$, $I_{OUT} = 1.0\text{ mA}$) 1.5 V 1.8 V 2.5 V 2.7 V 2.8 V 3.0 V 3.3 V 5.0 V	V_{OUT}	1.455 1.746 2.425 2.646 2.744 2.940 2.234 4.90	1.5 1.8 2.5 2.7 2.8 3.0 3.3 5.0	1.545 1.854 2.575 2.754 2.856 3.060 3.366 5.10	V
Line Regulation 1.5 V–4.4 V ($V_{IN} = V_{O(nom)} + 1.0\text{ V to }6.0\text{ V}$) 4.5 V–5.0 V ($V_{IN} = 5.5\text{ V to }6.0\text{ V}$)	Reg_{line}	– –	10 10	20 20	mV
Load Regulation ($I_{OUT} = 10\text{ mA to }150\text{ mA}$)	Reg_{load}	–	30	60	mV
Output Current ($V_{OUT} = (V_{OUT} \text{ at } I_{OUT} = 150\text{ mA}) - 3.0\%$) 1.5 V to 3.9 V ($V_{IN} = V_{O(nom)} + 2.0\text{ V}$) 4.0 V to 5.0 V ($V_{IN} = 6.0\text{ V}$)	$I_{O(nom)}$	150 150	– –	– –	mA
Dropout Voltage ($T_A = -40^\circ\text{C to }85^\circ\text{C}$, $I_{OUT} = 150\text{ mA}$, Measured at $V_{OUT} - 3.0\%$) 1.5 V – 1.7 V 1.8 V – 2.4 V 2.5 V – 2.7 V 2.8 V – 3.2 V 3.3 V – 4.9 V 5.0 V	$V_{IN}-V_{OUT}$	– – – – – –	330 240 150 140 130 120	500 360 250 230 200 190	mV
Quiescent Current (Enable Input = 0 V) (Enable Input = V_{IN} , $I_{OUT} = 1.0\text{ mA to }I_{O(nom)}$)	I_Q	– –	0.1 4.0	1.0 8.0	μA
Output Short Circuit Current 1.5 V to 3.9 V ($V_{IN} = V_{O(nom)} + 2.0\text{ V}$) 4.0 V to 5.0 V ($V_{IN} = 6.0\text{ V}$)	$I_{OUT(max)}$	160 160	400 400	800 800	mA
Output Voltage Noise ($f = 20\text{ Hz to }100\text{ kHz}$, $V_{OUT} = 3.0\text{ V}$, $I_{OUT} = 1.0\text{ V}$)	V_n	–	60	–	μVrms
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	$V_{th(en)}$	1.3 –	– –	– 0.2	V
Output Voltage Temperature Coefficient	T_C	–	± 100	–	ppm/ $^\circ\text{C}$

3. Maximum package power dissipation limits must be observed.

$$PD = \frac{T_J(max) - T_A}{R_{\theta JA}}$$

4. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

TYPICAL CHARACTERISTICS




Figure 2. Dropout Voltage vs. Temperature




Figure 3. Output Voltages vs. Temperature




Figure 4. Quiescent Current vs. Temperature




Figure 5. Quiescent Current vs. Input Voltage




Figure 6. Ground Current vs. Input Voltage




Figure 7. Output Noise Voltage

TYPICAL CHARACTERISTICS




Figure 8. Line Transient Response




Figure 9. Load Transient Response




Figure 10. Load Transient Response




Figure 11. Turn-On Response




Figure 12. Output Voltage vs. Input Voltage

DEFINITIONS

Load Regulation

The change in output voltage for a change in output current at a constant temperature.

Dropout Voltage

The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 3.0% below its nominal. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Maximum Power Dissipation

The maximum total dissipation for which the regulator will operate within its specifications.

Quiescent Current

The quiescent current is the current which flows through the ground when the LDO operates without a load on its output: internal IC operation, bias, etc. When the LDO becomes loaded, this term is called the Ground current. It is actually the difference between the input current (measured through the LDO input pin) and the output current.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse technique such that the average chip temperature is not significantly affected.

Line Transient Response

Typical over and undershoot response when input voltage is excited with a given slope.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 160°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The maximum power package dissipation is the power dissipation level at which the junction temperature reaches its maximum operating value, i.e. 125°C. Depending on the ambient power dissipation and thus the maximum available output current.

APPLICATIONS INFORMATION

A typical application circuit for the NCP561 series is shown in Figure 13.

Input Decoupling (C1)

A 1.0 μF capacitor either ceramic or tantalum is recommended and should be connected close to the NCP561 package. Higher values and lower ESR will improve the overall line transient response.

TDK capacitor: C2012X5R1C105K, or C1608X5R1A105K

Output Decoupling (C2)

The NCP561 is a stable Regulator and does not require any specific Equivalent Series Resistance (ESR) or a minimum output current. Capacitors exhibiting ESRs ranging from a few $\text{m}\Omega$ up to $3.0\ \Omega$ can thus safely be used. The minimum decoupling value is 1.0 μF and can be augmented to fulfill stringent load transient requirements. The regulator accepts ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response.

TDK capacitor: C2012X5R1C105K, or C1608X5R1A105K, or C3216X7R1C105K

Enable Operation

The enable pin will turn on the regulator when pulled high and turn off the regulator when pulled low. These limits of threshold are covered in the electrical specification section of this data sheet. If the enable is not used then the pin should be connected to V_{IN} .

Hints

Please be sure the V_{IN} and GND lines are sufficiently wide. When the impedance of these lines is high, there is a chance to pick up noise or cause the regulator to malfunction.

Set external components, especially the output capacitor, as close as possible to the circuit, and make leads as short as possible.

Thermal

As power across the NCP561 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material and also the ambient temperature effect the rate of temperature rise for the part. This is stating that when the NCP561 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications.

The maximum dissipation the package can handle is given by:

$$PD = \frac{T_{J(\text{max})} - T_A}{R_{\theta JA}}$$

If junction temperature is not allowed above the maximum 125°C , then the NCP561 can dissipate up to 400 mW @ 25°C .

The power dissipated by the NCP561 can be calculated from the following equation:

$$P_{\text{tot}} = [V_{\text{in}} * I_{\text{gnd}} (I_{\text{out}})] + [V_{\text{in}} - V_{\text{out}}] * I_{\text{out}}$$

or

$$V_{\text{INMAX}} = \frac{P_{\text{TOT}} + V_{\text{OUT}} * I_{\text{OUT}}}{I_{\text{GND}} + I_{\text{OUT}}}$$

If a 150 mA output current is needed then the ground current from the data sheet is $4.0\ \mu\text{A}$. For an NCP561SN30T1 (3.0 V), the maximum input voltage will then be 5.6 V.




Figure 13. Typical Application Circuit

APPLICATION CIRCUITS




Figure 14. Current Boost Regulator

The NCP561 series can be current boosted with a PNP transistor. Resistor R in conjunction with V_{BE} of the PNP determines when the pass transistor begins conducting; this circuit is not short circuit proof. Input/Output differential voltage minimum is increased by V_{BE} of the pass resistor.




Figure 15. Current Boost Regulator with Short Circuit Limit

Short circuit current limit is essentially set by the V_{BE} of Q2 and R1. $I_{SC} = ((V_{BEQ2} - I_B \cdot R2) / R1) + I_{O(max)} \text{ Regulator}$




Figure 16. Delayed Turn-on

If a delayed turn-on is needed during power up of several voltages then the above schematic can be used. Resistor R, and capacitor C, will delay the turn-on of the bottom regulator.




Figure 17. Input Voltages Greater than 6.0 V

A regulated output can be achieved with input voltages that exceed the 6.0 V maximum rating of the NCP561 series with the addition of a simple pre-regulator circuit. Care must be taken to prevent Q1 from overheating when the regulated output (V_{OUT}) is shorted to GND.

NCP561

ORDERING INFORMATION

Device	Nominal Output Voltage	Marking	Package	Shipping [†]
NCP561SN15T1	1.5	LDA	TSOP-5	3000 / 7" Tape & Reel
NCP561SN18T1	1.8	LEV	TSOP-5	
NCP561SN25T1	2.5	LDC	TSOP-5	
NCP561SN25T1G	2.5	LDC	TSOP-5 (Pb-Free)	
NCP561SN27T1	2.7	LEX	TSOP-5	
NCP561SN28T1	2.8	LDD	TSOP-5	
NCP561SN28T1G	2.8	LDD	TSOP-5 (Pb-Free)	
NCP561SN30T1	3.0	LDE	TSOP-5	
NCP561SN33T1	3.3	LDF	TSOP-5	
NCP561SN50T1	5.0	LDH	TSOP-5	


NOTE: Additional voltages are available upon request by contacting your ON Semiconductor representative.

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCP561

PACKAGE DIMENSIONS

TSOP-5
(SOT23-5, SC59-5)
SN SUFFIX
PLASTIC PACKAGE
CASE 483-02
ISSUE C




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.90	3.10	0.1142	0.1220
B	1.30	1.70	0.0512	0.0669
C	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
H	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0	10	0	10
S	2.50	3.00	0.0985	0.1181

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85062-1312 USA
Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada
Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051
Phone: 81-3-5773-3850

ON Semiconductor Website: <http://onsemi.com>

Order Literature: <http://www.onsemi.com/litorder>

For additional information, please contact your local Sales Representative.