MAGNACHIP SEMICONDUCTOR LTD. 8-BIT SINGLE-CHIP MICROCONTROLLERS

GMS81C7208 GMS81C7216

User's Manual (Ver. 1.04)



REVISION HISTORY

VERSION 1.04 (FEB. 2005) This book

Fixed some errata at page32 (Port Mode Register).

VERSION 1.03 (SEP. 2004) This book

The company name, Hynix Semiconductor Inc. changed to MagnaChip Semiconductor Ltd.

VERSION 1.02 (AUG. 2003)

Delete I_{DD3} and the following sentence at page11.

The bit7(SUBM) of LCR register must be set to "1" by software because of reduction current consumption(reset value="0").

VERSION 1.01 (AUG. 2003)

Fixed some errata.

VERSION 1.00 (AUG. 2003) First Edition

44MQFP/LQFP package.

Version 1.04 Published by MCU Application Team ©2004 MagnaChip Semiconductor Ltd. All right reserved.

Additional information of this manual may be served by MagnaChip Semiconductor offices in Korea or Distributors and Representatives listed at address directory.

MagnaChip Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, MagnaChip Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

GMS81	C720	8/7216
-------	------	--------

1. OVERVIEW
Development Tools2 Ordering Information2
2. BLOCK DIAGRAM
3. PIN ASSIGNMENT4
4. PACKAGE DIMENSION5
5. PIN FUNCTION6
6. PORT STRUCTURES 7
7. ELECTRICAL CHARACTERISTICS10
Absolute Maximum Ratings10Recommended Operating Conditions10DC Electrical Characteristics10A/D Converter Characteristics12AC Characteristics12Serial Interface Timing Characteristics14Typical Characteristics15
8. MEMORY ORGANIZATION17
Registers17Program Memory20Data Memory23List of Control Registers24Addressing Mode27
9. I/O PORTS
Port Data Registers31 I/O Ports Configuration32
10. CLOCK GENERATOR
11. OPERATION MODE
13. TIMER/EVENT COUNTER
13. TIMER/EVENT COUNTER 42 8-bit Timer / Counter Mode 45 16-bit Timer / Counter Mode 49 8-bit Capture Mode 50 16-bit Capture Mode 51 14. ANALOG DIGITAL CONVERTER 52

15. SERIAL COMMUNICATION	54
Transmission/Receiving Timing	55
The Method of Serial I/O	56
The Method to Test Correct Transmission	
16. BUZZER FUNCTION	57
17. INTERRUPTS	59
Interrupt Sequence	61
BRK Interrupt	
Multi Interrupt	62
External Interrupt	
18. LCD DRIVER	
LCD Control Registers Duty and Bias Selection of LCD Driver	66
Selecting Frame Frequency	07
LCD Display Memory	70
Control Method of LCD Driver	71
19. WATCH / WATCHDOG TIMER	73
Watch Timer	
Watchdog Timer	
20. POWER DOWN OPERATION	76
SLEEP Mode	
STOP Mode	77
21. OSCILLATOR CIRCUIT	80
22. RESET	81
External Reset Input	
Watchdog Timer Reset	81
23. POWER FAIL PROCESSOR	82
24. DEVELOPMENT TOOLS	84
OTP Programming	84
Emulator EVA. Board Setting	
A. MASK ORDER SHEET	ii
B. INSTRUCTION	iii
Terminology List	
Instruction Map	iv
Instruction Set	
C. SOFTWARE EXAMPLE	. xiii

GMS81C7208/16

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH LCD DRIVER & A/D CONVERTER

1. OVERVIEW

1.1 Description

The GMS81C7208/7216 is advanced CMOS 8-bit microcontrollers with 8K/16K bytes of ROM. There are a powerful microcontroller which provides a highly flexible and cost effective solution to many LCD applications. These provide the following standard features:8K/ 16K bytes of mask type ROM or 16K bytes OTP ROM, 448 bytes of RAM, 8-bit Timer/Counter, 8-bit A/D converter, programmable buzzer driving port, 8-bit basic interval timer, watch dog timer, serial peripheral interface, on chip oscillator and clock circuitry. They also come with 4com/17seg LCD driver. In addition, it support power saving mode to reduce power consumption.

Device Name	ROM Size	RAM Size	I/O	ОТР	Package
GMS81C7208	8K bytes	448 bytes	29	CMC0707046	
GMS81C7216	16K bytes	448 bytes	29	GMS87C7216	44MQFP, 44LQFP

1.2 Features

- 8K/16K Bytes On-chip Programmable ROM
- 448 Bytes of On-chip Data RAM (Included Stack Area and 27 Nibbles LCD Display RAM)
- Minimum Instruction Execution Time 1µs at 4MHz (2cycle NOP Instruction)
- One 8-bit Basic Interval Timer
- One Watch Timer
- One Watchdog Timer
- Four 8-bit Timer/Event Counter (or Two 16-bit Timer/Event Counter)
- Three External Interrupt Input Ports
- One Programmable 6-bit Buzzer Driving Port - 500Hz ~ 250kHz@4MHz
- 29 I/O Ports
- Three Channel 8-bit A/D Converter
- One 8-bit Serial Communication Interface
- LCD Display/ Controller
 - Static Mode (20SEG x 1COM, Static)
 - 1/2 Duty Mode (19SEG x 2COM, 1/2 or 1/3 Bias)
 - 1/3 Duty Mode (18SEG x 3COM, 1/3 Bias)
 - 1/4 Duty Mode (17SEG x 4COM, 1/3 Bias)
 - Internal Built-in Resistor Circuit for Bias

Twelve Interrupt Sources

- Basic Interval Timer: 1
- External Input: 3
- Timer/Event Counter: 4
- ADC: 1
- Serial Interface: 1
- WT:1
- WDT: 1
- Main Clock Oscillation (1.0~4.5MHz)
 - Crystal
 - Ceramic Resonator
 - External R Oscillator (Built-in Capacitor)
- Power Saving Operation Mode
 - 2/8/16/64 Divided System Clock Selectable
- Power Down Mode
 - STOP Mode
 - SLEEP Mode
- Wide Temperature Range - Industrial : -40°C ~ + 85°C
- 2.7V to 5.5V Wide Operating Voltage Range
- Noise Immunity Circuit for EMS
 - Power Fail Processor
 - Built-in Noise Filter
- 44MQFP, 44LQFP Package Types
- Available 16K Bytes OTP Version

1.3 Development Tools

Note: There are several setting switches in the Emulator. User should read carefully and do setting properly before developing the program refer to "24.2 Emulator EVA. Board Setting" on page 86. Otherwise, the Emulator may not work properly.

Software	- MS- Window base assembler - Linker / Editor / Debugger
Hardware (Emulator)	- CHOICE-Dr. - CHOICE-Dr. EVA81C7X B/D
OTP program- mer	- PGM-Plus - CHOICE-SIGMA (Single type) - CHOICE-GANG4 (4-gang type)

The GMS81C7208/16 is supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr.TM and OTP programmers. There are two different type programmers, one is single type, another is gang type. For more detail, refer to OTP Programming chapter. Macro assembler operates under the MS-

1.4 Ordering Information

Windows 95/98/2000/XPTM.


Please contact sales part of MagnaChip Semiconductor.




	Device name	ROM Size (bytes)	RAM size	Package
Mask ROM version	GMS81C7208 Q	8K bytes	448 bytes	44MQFP
	GMS81C7216 Q	16K bytes	448 bytes	44MQFP
	GMS81C7208 LQ	8K bytes	448 bytes	44LQFP
	GMS81C7216 LQ	16K bytes	448 bytes	44LQFP
OTP ROM version	GMS87C7216 Q	16K bytes OTP	448 bytes	44MQFP
	GMS87C7216 LQ	16K bytes OTP	448 bytes	44LQFP


2. BLOCK DIAGRAM

GMS81C7208/7216




3. PIN ASSIGNMENT





4. PACKAGE DIMENSION



5. PIN FUNCTION

V_{DD}: Supply voltage.

V_{SS}: Circuit ground.

RESET: Reset the MCU.

 AV_{DD} : Supply voltage to the ladder resistor of ADC circuit. To enhance the resolution of analog to digital converter, use independent power source as well as possible, other than digital power source.

AV_{SS}: ADC circuit ground.

 X_{IN} : Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

X_{OUT}: Output from the inverting oscillator amplifier.

BIAS: LCD bias voltage input pin.

VCL0~VCL2: LCD driver power supply pins. The voltage on each pin is VCL2> VCL1> VCL0. For details, Refer to "18. LCD DRIVER" on page 65.

COM0~COM3: LCD common signal output pins. Also, the pins of COM1,COM2 and COM3 are shared with LCD segment signal outputs of SEG26, SEG25, SEG24 as application requirement.

R00~R07: R0 is an 8-bit CMOS bidirectional I/O port. R0 pins 1 or 0 written to the Port Direction Register can be used as outputs or schmitt trigger inputs. Also, pull-up resistors and open-drain outputs are software assignable.

In addition, R0 serves the functions of the various following special features.

Port Pin	Alternate Function
R00	INT0 (External Interrupt 0)
R01	INT1 (External Interrupt 1)
R02	INT2 (External Interrupt 2)
R03	EC0 (Event Counter Input 0)
R04	EC2 (Event Counter Input 2)
R05	SCK (Serial Clock)
R06	SO (Serial Data Output)
R07	SI (Serial Data Input)

R21~R23: R2 is an 3-bit CMOS bidirectional I/O port. R2 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. Also, pull-up resistors and open-drain outputs are software assignable.

In addition, R2 is shared with the ADC input.

Port Pin	Alternate Function
R21	AN1 (Analog Input 1)
R22	AN2 (Analog Input 2)
R23	AN3 (Analog Input 3)

R30: R3 is a 1-bit CMOS bidirectional I/O port. R30 pin 1 or 0

written to the Port Direction Register can be used as output or input. Also, pull-up resistor and open-drain output is software assignable.

In addition, R30 serves the function of the following special feature.

Port Pin	Alternate Function
R30	BUZ (Buzzer driving output)

SEG0-SEG7: These pins generate LCD segment signal output. Every LCD segment pins are shared with normal R4 input/output port. R4 is an 8-bit CMOS bidirectional I/O port. R4 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

LCD Pin Function	Port Pin
SEG0 (LCD Segment 0 Signal Output)	R40
SEG1 (LCD Segment 1 Signal Output)	R41
SEG2 (LCD Segment 2 Signal Output)	R42
SEG3 (LCD Segment 3 Signal Output)	R43
SEG4 (LCD Segment 4 Signal Output)	R44
SEG5 (LCD Segment 5 Signal Output)	R45
SEG6 (LCD Segment 6 Signal Output)	R46
SEG7 (LCD Segment 7 Signal Output)	R47

SEG8~SEG11: These pins generate LCD segment signal output. Every LCD segment pins are shared with normal R5 input/output port. R5 is an 4-bit CMOS bidirectional I/O port. R5 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.

LCD Pin Function	Port Pin
SEG8 (LCD Segment 8 Signal Output)	R50
SEG9 (LCD Segment 9 Signal Output)	R51
SEG10 (LCD Segment 10 Signal Output)	R52
SEG11 (LCD Segment 11 Signal Output)	R53

SEG16~SEG20: These pins generate LCD segment signal output.

Every LCD segment pins are shared with normal R6 input/output port. R6 is an 5-bit CMOS bidirectional I/O port. R6 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs.


LCD Pin Function	Port Pin
SEG16 (LCD Segment 16 Signal Output)	R60
SEG17 (LCD Segment 17 Signal Output)	R61
SEG18 (LCD Segment 18 Signal Output)	R62
SEG19 (LCD Segment 19 Signal Output)	R63
SEG20 (LCD Segment 20 Signal Output)	R64

6. PORT STRUCTURES


PIN NAME	In/Out	F	unction
(Alternate)	(Alternate)	Basic	Alternate
V _{DD}	-	Supply Voltage	
V _{SS}	-	Circuit Ground	
RESET	I	Reset Signal Input	
AV _{DD}	-	Supply Voltage Input Pin for ADC	
AV _{SS}	-	Ground Level Input Pin for ADC	
X _{IN}	I	Oscillation Input	
X _{OUT}	0	Oscillation Output	
BIAS	I	LCD Bias Voltage Input	
VCL0~VCL2	I	LCD Driver Power Supply	
COM0	0	LCD Common Signal Output	
COM1(SEG26)	O(O)		
COM2(SEG25)	O(O)	LCD Common Signal Output	LCD Segment Signal output
COM3(SEG24)	O(O)		
R00 (INT0)	I/O (I)		External Interrupt 0 Input
R01 (INT1)	I/O (I)		External Interrupt 1 Input
R02 (INT2)	I/O (I)		External Interrupt 2 Input
R03 (EC0)	I/O (I)	8-bit General I/O Ports	Timer/Counter 0 External Input
R04 (EC2)	I/O (I)		Timer/Counter 1 External Input
R05 (SCK)	I/O (I/O)		Serial Clock I/O
R06 (SO)	I/O (O)		Serial Data Output
R07 (SI)	I/O (I)		Serial Data Input
R21~R23(AN1~AN3)	I/O(I)	3-bit General I/O Ports	Analog Voltage Input
R30(BUZO)	I/O(O)	1-bit General I/O Ports	Buzzer Driving Output
SEG0 ~ SEG7 (R40~R47)	O (I/O)	LCD Segment Signal Output	8-bit General I/O Ports
SEG8 ~ SEG11 (R50~R53)	O (I/O)	LCD Segment Signal Output	4-bit General I/O Ports
SEG16 ~ SEG20 (R60~R64)	O (I/O)	LCD Segment Signal Output	5-bit General I/O Ports

Table 6-1 Port Function Description


R00/INT0, R01/INT1, R02/INT2, R03/EC0, R04/EC2, R05/SCK, R07/SI




R30/BUZ, R06/SO




R21/AN1~R23/AN3




RESET




R40~R47, R50~R53, R60~R64 / SEG0~SEG11, SEG16~SEG20



COM0~COM3 / SEG26~SEG24







7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Supply voltage0.3 to +6.0 V
Storage Temperature40 to +125 $^{\circ}\mathrm{C}$
Voltage on any pin with respect to Ground (V_{SS})0.3 to V_{DD}+0.3
Maximum current out of V _{SS} pin100 mA
Maximum current into V _{DD} pin80 mA
Maximum current sunk by (I_{OL} per I/O Pin)20 mA
Maximum output current sourced by (I _{OH} per I/O Pin)

7.2 Recommended Operating Conditions

Maximum current (ΣI_{OL})	. 100 mA
Maximum current (ΣI_{OH})	60 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Symbol	Condition	Specifi	cations	Unit
Parameter	Symbol	Condition	Min.	Max.	Unit
Supply Voltage	V _{DD}	f _{XIN} =4.19MHz	2.7	5.5	V
Operating Frequency	f _{XIN}	V _{DD} =2.7~5.5V	1	4.5	MHz
Operating Temperature	T _{OPR}		-40	+85	°C

7.3 DC Electrical Characteristics

(T_A=-40~85°C, V_{DD}=2.7~5.5V),

Devenueter	Cumhal	Condition	Sp	oecificatio	ns	11
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH1}	RESET, R0 (except R06)	0.8 V _{DD}	-	V _{DD}	V
Input High Voltage	V _{IH2}	Other pins	0.7 V _{DD}	-	V _{DD}	V
	V _{IL1}	RESET, R0 (except R06)	0	-	0.2 V _{DD}	V
Input Low Voltage	V _{IL2}	Other pins	0	-	0.3 V _{DD}	V
	V _{OH1}	R0,R2,R3 I _{OH1} =-0.5mA	V _{DD} -0.1	-	-	V
Output High Voltage	V _{OH2}	SEG, COM I _{OH2} =-30µA	-	-	0.4	V
	V _{OL1}	R0,R2,R3 I _{OL1} =0.4mA	-	-	0.2	V
Output Low Voltage	V _{OL2}	SEG, COM I _{OL2} =30μA	V _{DD} -0.2	-	-	V
Input High	I _{IH1}	$V_{IN}=V_{DD}$, All Input Pins except X_{IN}	-	-	1	μA
Leakage Current	I _{IH2}	V _{IN} =V _{DD} , X _{IN}	-	-	20	μA
Input Low	I _{IL1}	V _{IN} =0, All Input Pins except X _{IN}	-	-	-1	μA
Leakage Current	I _{IL2}	V _{IN} =0, X _{IN}	-	-	-20	μA
Pull-up Resistor	R _{PORT}	V _{IN} =0V, V _{DD} =5.5V, R0, R2	60	160	350	kΩ

Demonster	O make at	Condition		Specifications			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
LCD Voltage Dividing Resistor	R _{LCD}	V _{DD} =5.5V	45	65	85	kΩ	
Voltage Drop V _{DD} -COM <i>n</i> , <i>n</i> =0~3	V _{DC}	V _{DD} =2.7 ~ 5.5V -15μA per Common Pin	-	-	120	mV	
Voltage Drop V _{DD} -SEG <i>n</i> , <i>n</i> =0~26	V _{DS}	V _{DD} =2.7 ~ 5.5V -15μA per Segment Pin	-	-	120	mV	
V _{CL2} Output Voltage	V _{CL2}		V _{DD} -0.3	V _{DD}	V _{DD} +0.3		
V _{CL1} Output Voltage	V _{CL1}	V _{DD} =2.7 ~ 5.5V, 1/3 Bias BIAS pin and VCL2 pin are shorted	0.66V _{DD} -0.2	0.66V _{DD}	0.66V _{DD} +0.3	V	
V _{CL0} Output Voltage	V _{CL0}		0.33V _{DD} -0.3	0.33V _{DD}	0.33V _{DD} +0.3		
RC Oscillation Fre- quency	f _{RC}	R=60kΩ, V _{DD} = 5V	1	2	3	MHz	
	I _{DD1}	Main Clock Operation Mode ² V _{DD} =5.5V±10%, X _{IN} =4MHz	-	2.9 (1.3)	7.0 (3.0)	mA	
Supply Current ¹ () means at 3V opera- tion	I _{DD2}	Sleep Mode ³ V _{DD} =5.5V±10%, X _{IN} =4MHz	-	0.4 (0.1)	1.7 (1.0)	mA	
	I _{DD6}	Stop Mode ⁴ V _{DD} =5V±10%, X _{IN} = 0Hz When the bit7 of LCR register is "1".	-	1.0 (0.5)	12 (5)	μA	

1. Supply current in the following circuits are not included; on-chip pull-up resistors, internal LCD voltage dividing resistors, comparator voltage divide resistor, LVD circuit and output port drive currents.

2. This mode set System Clock Mode Register(SCMR) to xxxx0000_B that is $f_{XIN}\!/\!2$

3. This mode set SCMR to $xxxx0000_B$ (f_XIN/2) and set SMR to "1"

4. Main frequency clock stops and set SCMR to $xxxx0011_B$ and set SMR to "1".

** Caution : The bit7(SUBM) of LCR register must be set to "1" by software because of reduction current consumption (reset value ="0").

7.4 A/D Converter Characteristics

(T_A=25°C, V_{SS}=0V, V_{DD}=5.0V, AV_{DD}=5.0V @f_{XIN}=4MHz)

Barranatar	Symbol Test Condition		5	11		
Parameter	Symbol	lest Condition	Min.	Typ. ¹	Max.	Unit
Analog Input Voltage Range	V _{AIN}		V _{SS} -0.3	-	AV _{DD} +0.3	V
Non-linearity Error	N _{NLE}		-	±1.0	±1.5	LSB
Differential Non-linearity Error	N _{DNLE}		-	±1.0	±1.5	LSB
Zero Offset Error	N _{ZOE}		-	±0.5	±1.5	LSB
Full Scale Error	N _{FSE}	V _{DD} =AV _{DD} =5.0V	-	±0.25	±0.5	LSB
Gain Error	N _{GE}		-	±1.0	±1.5	LSB
Overall Accuracy	N _{ACC}		-	±1.0	±1.5	LSB
AV _{DD} Input Current	I _{REF}		-	-	200	μA
Conversion Time	T _{CONV}		-	-	20	μs
Analog Power Supply Input Range	AV_{DD}	V _{DD} =5.0V V _{DD} =3.0V	3.0 2.7	-	V _{DD}	V

1. Data in "Typ" column is at 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

7.5 AC Characteristics

(T_A=-40~+85°C, V_{DD}=5V±10%, V_{SS}=0V)

Deremeter	Cumb al	Dine	S	pecificatio	ns	11
Parameter	Symbol	Pins	Min.	Тур.	Max.	Unit
Operating Frequency	f _{MAIN}	X _{IN}	0.455	-	4.2	MHz
External Clock Pulse Width	t _{MCPW}	X _{IN}	80	-	-	ns
External Clock Transition Time	t _{MRCP} ,t _{MFCP}	X _{IN}	-	-	20	ns
Main oscillation Stabilizing Time	t _{MST}	X _{IN} , X _{OUT} at 4MHz	-	-	20	ms
Interrupt Pulse Width	t _{IVV}	INTO, INT1, INT2	2	-	-	t _{SYS} 1
RESET Input Width	t _{RST}	RESET	8	-	-	t _{SYS} 1
Event Counter Input Pulse Width	t _{ECW}	EC0, EC2	2	-	-	t _{SYS} 1

1. t_{SYS} is one of $2/f_{MAIN}$ or $8/f_{MAIN}$ or $16/f_{MAIN}$ or $64/f_{MAIN}$ in the main clock operation mode.

MagnaChip




Figure 7-1 Timing Chart

7.6 Serial Interface Timing Characteristics

 $(T_A=-40 \rightarrow +85^{\circ}C, V_{DD}=2.7 \rightarrow 5.5V, V_{SS}=0V, f_{XIN}=4MHz)$

Damanakan	O. make at	Dime	Sp	ecificatio	าร	11 14
Parameter	Symbol	Pins	Min.	Тур.	Max.	Unit
Serial Input Clock Pulse	t _{SCYC}	SCK	2t _{SYS} +200	-	8	ns
Serial Input Clock Pulse Width	t _{scкw}	SCK	t _{SYS} +70	-	8	ns
SIN Input Setup Time (External SCK)	t _{SUS}	SIN	100	-	-	ns
SIN Input Setup Time (Internal SCK)	t _{SUS}	SIN	200	-	-	ns
SIN Input Hold Time	t _{HS}	SIN	t _{SYS} +70	-	-	ns
Serial Output Clock Cycle Time	t _{SCYC}	SCK	4t _{SYS}	-	16t _{SYS}	ns
Serial Output Clock Pulse Width	t _{scкw}	SCK	t _{SYS} -30	-	-	ns
Serial Output Clock Pulse Transition Time	t _{FSCK} t _{RSCK}	SCK	-	-	30	ns
Serial Output Delay Time	S _{OUT}	SO	-	-	100	ns





Figure 7-2 Serial I/O Timing Chart


7.7 Typical Characteristics


This graphs and tables provided in this section are for design guidance only and are not tested or guaranteed.


In some graphs or tables the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation












Normal Operation (Main opr.) $I_{DD1} - V_{DD}$






 V_{DD}

6 (V)





FEB. 2005 Ver 1.04

1 0

2

3

4

5

8. MEMORY ORGANIZATION

The GMS81C7208/16 has separate address spaces for Program memory and Data Memory. Program memory can only be read, not written to. It can be up to 8K/16K bytes of Program memory.

8.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.





Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.






X, **Y Registers**: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.

Stack Pointer: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be access (save or restore).

Generally, SP is automatically updated when a subroutine call is executed or an interrupt is accepted. However, if it is used in exData memory can be read and written to up to 448 bytes including the stack area and the LCD display RAM area.

cess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within $011B_H$ to $01FF_H$ of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of "FF_H" is used.



Note: The Stack Pointer must be initialized by software because its value is undefined after RESET.

Example: To initialize the SP

LDX	#OFFH				
TXSP		;	SP	←	FFH

Program Counter: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address ($PC_H:OFF_H$, $PC_L:OFE_H$).

Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 8-3. It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or not borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]

This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.




Figure 8-3 PSW (Program Status Word) Register

[Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

[Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

[Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector address.

[Direct page flag G]

This flag assigns RAM page for direct addressing mode. In the direct addressing mode, addressing area is from zero page 00_H to $0FF_H$ when this flag is "0". If it is set to "1", addressing area is assigned by RPR register (address $0F3_H$). It is set by SETG in-

struction and cleared by CLRG.

RAM Page	Instruction	Bit1 of RPR	Bit0 of RPR
0 page	CLRG	Х	Х
0 page	SETG	0	0
1 page	SETG	0	1
Reserved	SETG	1	0
Reserved	SETG	1	1

When content of RPR is above 2, malfunction will be occurred.


[Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds $+127(7F_H)$ or $-128(80_H)$. The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

[Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.

MagnaChip•





8.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but this device has 8K/16K bytes program memory space only physically implemented. Accessing a location above FFF_H will cause a wrap-around to 0000_H .

Figure 8-5, shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address $FFFE_H$ and $FFFF_H$ as shown in Figure 8-6.

As shown in Figure 8-5, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.




Figure 8-5 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: $0FFC0_H$ for TCALL15, $0FFC2_H$ for TCALL14, etc., as shown in Figure 8-7.

Example: Usage of TCALL

The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location $0FFFA_H$. The interrupt service locations spaces 2-byte interval: $0FFF8_H$ and $0FFF9_H$ for External Interrupt 1, $0FFFA_H$ and $0FFFB_H$ for External Interrupt 0, etc.

Any area from $0FF00_H$ to $0FFFF_H$, if it is not going to be used, its service location is available as general purpose Program Memory.

	Timer/Counter 3
E2	Timer/Counter 2
E4	Watch Timer
E6	A/D Converter
E8	Serial Peripheral Interface
EA	-
EC	-
EE	External Interrupt 2
F0	Timer/Counter 1
F2	Timer/Counter 0
F4	External Interrupt 1
F6	External Interrupt 0
F8	Watchdog Timer
FA	Basic Interval Timer
FC	Key Scan
FE	RESET

Figure 8-6 Interrupt Vector Area

MagnaChip





Figure 8-7 PCALL and TCALL Memory Area


$\textbf{PCALL} \rightarrow \textbf{rel}$

4F35 PCALL 35H



$\textbf{TCALL} \rightarrow \textbf{n}$

4A TCALL 4



Example: The usage software example of Vector address for GMS81C7216.

	ORG	OFFEOH	
	DW DW DW DW	WATCH_TIMER ADC SIO NOT_USED NOT_USED INT2 TIMER1 TIMER0 INT1 INT0 WD_TIMER BIT_TIMER NOT_USED	<pre>; Timer-3 ; Timer-2 ; Watch Timer ; ADC ; Serial Interface ; - ; - ; Int.2 ; Timer-1 ; Timer-0 ; Int.1 ; Int.0 ; Watchdog Timer ; Basic Interval Timer ; - ; Reset</pre>
;			; in case of 16K ROM Start address ; in case of 8K ROM Start address
;	M	**************************************	*
, RESET:	LDM DI	SCMR,#0	;When main clock mode
	LDM	WDTR,#0 RPR,#1 #0	;Disable All Interrupts ;Disable Watch Dog Timer
RAM_CLR:	: LDA STA CMPX BNE SETG LDX		;RAM Clear(!0000H ~ !00BFH)
_			;DISPLAY RAM Clear(!0100H ~ !011AH)
;	LDX TXSP	#OFFH	;Stack Pointer Initialize
;	LDM LDM LDM :	R0, #0 R0DD,#82H R0PU,#0	;Normal Port 0 ;Normal Port Direction ;Normal Pull Up
	: LDM LDM LDM LDM LDM LDM LDM	TDR0,#250 TM0,#0000_1111B IRQH,#0 IRQL,#0 IENH,#0000_1110B IENL,#0 IEDS,#15H	<pre>;8us x 250 = 2000us ;Start Timer0, 8us at 4MHz ;Enable INT0, INT1, Timer0 ;Select falling edge detect on INT pin</pre>
	LDM EI	PMR,#3H	;Set external interrupt pin(INTO, INT1) ;Enable master interrupt

8.3 Data Memory

Figure 8-8 shows the internal Data Memory space available. Data Memory is divided into four groups, a user RAM, control registers, Stack, and LCD memory.




Figure 8-8 Data Memory Map

User Memory

The both GMS81C7208/16 has 448×8 bits for the user memory (RAM).

There are two page internal RAM. Page is selected by G-flag and RAM page selection register RPR. When G-flag is cleared to "0", always page 0 is selected regardless of RPR value. If G-flag is set to "1", page will be selected according to RPR value.




Figure 8-9 RAM Page Configuration

Control Registers

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the Timer/Counters, analog to digital converters and I/O ports. The control registers are in address range of $0C0_{\rm H}$ to $0FF_{\rm H}$.

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction (SET1, CLR1). Do not use read-modify-write instruction. Use byte manipulation instruction, for example "LDM".

Example; To write at CKCTLR

LDM CKCTLR, #09H ; Divide ratio(÷16)

Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointed (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save. Refer to Figure 8-4 on page 19.

8.4 List of Control Registers

Adduses	Begieter News			Initial Value	Dawa
Address	Register Name	Symbol	R/W	7 6 5 4 3 2 1 0	Page
00C0	R0 Port Data Register	R0	R/W	000000000	page 32
00C2	R2 Port Data Register	R2	R/W	0 0 0 -	page 32
00C3	R3 Port Data Register	R3	R/W	0	page 32
00C4	R4 Port Data Register	R4	R/W	000000000	page 32
00C5	R5 Port Data Register	R5	R/W	0 0 0 0	page 32
00C6	R6 Port Data Register	R6	R/W	0 0 0 0 0	page 32
00C8	R0 Port I/O Direction Register	R0DD	W	000000000	page 32
00CA	R2 Port I/O Direction Register	R2DD	W	0 0 0 -	page 32
00CB	R3 Port I/O Direction Register	R3DD	W	0	page 32
00CC	R4 Port I/O Direction Register	R4DD	W	000000000	page 32
00CD	R5 Port I/O Direction Register	R5DD	W	0 0 0 0	page 32
00CE	R6 Port I/O Direction Register	R6DD	W	0 0 0 0 0	page 32
00D0	R0 Port Pull-up Register	R0PU	W	000000000	page 32
00D2	R2 Port Pull-up Register	R2PU	W	0 0 0 -	page 32
00D3	R3 Port Pull-up Register	R3PU	W	0	page 32
00D4	R0 Port Open Drain Control Register	R0CR	W	000000000	page 32
00D6	R2 Port Open Drain Control Register	R2CR	W	0 0 0 -	page 32
00D7	R3 Port Open Drain Control Register	R3CR	W	0	page 32
00D8	Ext. Interrupt Edge Selection Register	IEDS	R/W	0 0 0 0 0 0	page 32
00D9	Port Mode Register	PMR	R/W	0 0 0 0 0 0	page 32, page 57
00DA	Interrupt Enable Lower Byte Register	IENL	R/W	0 0 0 0 0 0	page 60
00DB	Interrupt Enable Upper Byte Register	IENH	R/W	0 0 0 0 0 0	page 60
00DC	Interrupt Request Flag Lower Byte Register	IRQL	R/W	0 0 0 0 0 0	page 59
00DD	Interrupt Request Flag Upper Byte Register	IRQH	R/W	0 0 0 0 0 0	page 59
00DE	Sleep Mode Register	SMR	W	0	page 76
00DF	Watch Dog Timer Register	WDTR	R/W	1 0 0 1 0	page 74
00E0	Timer0 Mode Register	TM0	R/W	0 0 0 0 0 0	
	Timer0 Counter Register	Т0	R	000000000	page 43
00E1	Timer0 Data Register	TDR0	W	1 1 1 1 1 1 1 1 1	page 43
	Timer0 Input Capture Register	CDR0	R	000000000	page 43
00E2	Timer1 Mode Register	TM1	R/W	0 0 0 0 0	page 43
00E3	Timer1 Data Register	TDR1	W	1 1 1 1 1 1 1 1 1	page 43
	Timer1 Counter Register	T1	R	0000000000	page 43
00E4	Timer1 Input Capture Register	CDR1	R	000000000	page 43
00E6	Timer2 Mode Register	TM2	R/W	0 0 0 0 0 0	page 44

Table 8-1 Control Registers

MagnaChip•

Address	Register Name	Symbol	R/W	Initial Value Page
Address		Symbol		7 6 5 4 3 2 1 0
	Timer2 Counter Register	T2	R	0 0 0 0 0 0 0 0 page 44
00E7	Timer2 Data Register	TDR2	W	1 1 1 1 1 1 1 1 1 page 44
	Timer2 Input Capture Register	CDR2	R	0 0 0 0 0 0 0 0 page 44
00E8	Timer3 Mode Register	TM3	R/W	0 0 0 0 0 page 44
00E9	Timer3 Data Register	TDR3	W	1 1 1 1 1 1 1 1 1 page 44
00EA	Timer3 Counter Register	Т3	R	0 0 0 0 0 0 0 0 0 page 44
UUEA	Timer3 Input Capture Register	CDR3	R	0 0 0 0 0 0 0 0 page 44
00EC	A/D Converter Mode Register	ADCM	R/W	- 0 0 0 0 0 0 1 page 53
00ED	A/D Converter Data Register	ADR	R	Undefined page 53
00EF	Watch Timer Mode Register	WTMR	R/W	- 0 0 0 0 0 page 74
00F1	LCD Control Register	LCR	R/W	- 0 0 0 0 0 0 0 0 page 66
00F2	LCD Port Mode Register High	LPMR	R/W	0 0 0 0 0 0 page 66
00F3	RAM Paging Register	RPR	R/W	0 0 page 23, page 6
0054	Basic Interval Timer Register	BITR	R	0 0 0 0 0 0 0 0 0 page 41
00F4	Clock Control Register	CKCTLR	W	0 0 1 1 1 page 41
00F5	System Clock Mode Register	SCMR	R/W	0 0 0 0 0 0 0 0 0 page 37
00FB	LVD Register	LVDR	R/W	0 0 0 0 0 page 82
00FD	Buzzer Data Register	BUR	W	0 0 0 0 0 0 0 0 0 page 57
00FE	Serial I/O Mode Register	SIOM	R/W	0 0 0 0 0 0 0 1 page 54
00FF	Serial I/O Data Register	SIOR	R/W	Undefined page 54

Table 8-1 Control Registers



Registers are controlled by byte manipulation instruction such as LDM etc., do not use bit manipulation instruction such as SET1, CLR1 etc. If bit manipulation instruction is used on these registers, content of other seven bits are may varied to unwanted value.



Registers are controlled by both bit and byte manipulation instruction.

- : this bit location is reserved.

Three registers are mapped on same address.

Address	Timer/Counter Mode	Capture Mode
E1 _H	T0 [R], TDR0 [W]	CDR0 [R], TDR0 [W]
E3 _H	TDR1 [W]	TDR1 [W]
E4 _H	T1 [R]	CDR1 [R]
E7 _H	T2 [R], TDR2 [W]	CDR2 [R], TDR2 [W]
E9 _H	TDR3 [W]	TDR3 [W]
EA _H	T3 [R]	CDR3 [R]

Two registers are mapped on same address.

Address	Basic Interval Timer
F4 _H	BITR [R], CKCTLR [W]

8.5 Addressing Mode

The G(H)MS800 series MCU uses six addressing modes;

- Register Addressing
- Immediate Addressing
- Direct Page Addressing
- Absolute Addressing
- Indexed Addressing
- Register Indirect Addressing

(1) Register Addressing


Register addressing accesses the A, X, Y, C and PSW.

(2) Immediate Addressing \rightarrow #imm

In this mode, second byte (operand) is accessed as a data immediately.

Example:

0435 ADC #35H



When G-flag is 1, then RAM address is defined by 16-bit address which is composed of 8-bit RAM paging register (RPR) and 8-bit immediate data.

Example: G=1, RPR=01



data

E4

55

35

In this mode, a address is specified within direct page.

35H, #55H

data← 55H

0

Example; G=0

E45535

0135H


0F101H

0F102H

0F100H

LDM

C535 LDA 35H ;A \leftarrow RAM[35H]	C535	LDA	35H	;A ←RAM[35H]
---------------------------------------	------	-----	-----	--------------



; ACC←RAM[X]


(4) Absolute Addressing \rightarrow !abs

Absolute addressing sets corresponding memory data to Data, i.e. second byte (Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address. With 3 bytes command, it is possible to access to whole memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

Example;


0735F0	ADC	!OF035H	;A ← ROM[0F035H]
075510	ADC	.0103311	, A (ROM[OF033H]



The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address $0135_{\rm H}$ regardless of G-flag.

983501 INC !0135H ;A ←ROM[135H]



(5) Indexed Addressing

X Indexed Direct Page (No Offset) \rightarrow {X}


In this mode, a address is specified by the X register.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA

Example; X=15_H, G=1

D4

LDA {X}




X Indexed Direct Page, Auto Increment \rightarrow {X}+

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; G=0, X=35_H

DB LDA {X}+



X Indexed Direct Page (8 Bit Offset) \rightarrow dp+X


This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; G=0, X=0F5_H

MagnaChip•

C645 LDA 45H+X



Y Indexed Direct Page (8 Bit Offset) \rightarrow dp+Y

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.


This is same with above (2). Use Y register instead of X.

Y Indexed Absolute \rightarrow !abs+Y

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; Y=55_H

D500FA LDA !OFA00H+Y




(6) Indirect Addressing

Direct Page Indirect \rightarrow [dp]

Assigns data address to use for accomplishing command which sets memory data (or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL




X Indexed Indirect \rightarrow [dp+X]

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, X=10_H






Y Indexed Indirect \rightarrow [dp]+Y

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, Y=10_H

1725 ADC [25H]+Y



Absolute Indirect \rightarrow [!abs]


The program jumps to address specified by 16-bit absolute address.

JMP

Example; G=0

1F25E0 JMP

[!OE025H]



9. I/O PORTS

The GMS81C7208/16 has six ports (R0, R2, R3, R4, R5 and R6), and LCD segment port SEG0~SEG11 and SEG16~SEG20 and LCD common port COM0~COM3, which are multiplexed with SEG24~SEG26.

9.1 Port Data Registers

Port Data Registers

The Port Data Registers in I/O buffer in each six ports (R0,R2,R3,R4,R5,R6) are represented as a Type D flip-flop, which will clock in a value from the internal bus in response to a "write to data register" signal from the CPU. The Q output of the flip-flop is placed on the internal bus in response to a "read data register" signal from the CPU. The level of the port pin itself is placed on the internal bus in response to "read data register" signal from the CPU. Some instructions that read a port activating the "read register" signal, and others activating the "read pin" signal

Port Direction Registers

All pins have data direction registers which can define these ports as output or input. A "1" in the port direction register configure the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify it as input pin. For example, to use the even numbered bit of R0 as output ports and the odd numbered bits as input ports, write " $55_{\rm H}$ " to address $0C8_{\rm H}$ (R0 port direction register) during initial setting as shown in Figure 9-1.




Figure 9-1 Example of Port I/O Assignment

All the port direction registers in the MCU have 0 written to them by reset function. On the other hand, its initial status is input.

Pull-up Control Registers

The R0, R2 and R3 ports have internal pull-up resistors. Figure 9-2 shows a functional diagram of a typical pull-up port. It is connected or disconnected by pull-up control register (PUR*n*). The value of that resistor is typically $160k\Omega$.

These ports pins may be multiplexed with an alternate function for the peripheral features on the device. In general, in a initial reset state, R0,R2,R3 ports are used as a general purpose input port and R4, R5 and R6 ports are used as LCD segment drive output port.

When a port is used as input, input logic is firmly either low or high, therefore external pull-down or pull-up resisters are required practically. The GMS81C7208/16 has internal pull-up, it can be logic high by pull-up that can be able to configure either connect or disconnect individually by pull-up control registers R0PU, R2PU and R3PU.

When ports are configured as inputs and pull-up resistor is selected by software, they are pulled to high.




Figure 9-2 Pull-up Port Structure

Open Drain Port Registers

The R0, R2 and R3 ports have open drain port resistors R0CR~R3CR.

Figure 9-3 shows a open drain port configuration by control register. It is selected as either push-pull port or open-drain port by R0CR, R1CR, R2CR and R3CR.




Figure 9-3 Open Drain Port Structure


9.2 I/O Ports Configuration


R0 and R0DD Register: R0 is an 8-bit CMOS bidirectional I/O port (address $0C0_{\rm H}$). Each I/O pin can independently used as an input or an output through the R0DD register (address $0C8_{\rm H}$). Each port also can be set individually as pull-up port through the R0PU (address $0D0_{\rm H}$), and as open drain register through the R0CR (address $0D4_{\rm H}$).


In addition, port R0 is multiplexed with various special features. The control register through the PMR (address $0D9_H$) and the SIOM (address $0FE_H$) control the selection of alternate function. After reset, this value is "0", port may be used as normal I/O port. To use alternate function such as external interrupt, event counter input, serial interface data input, serial interface data output or serial interface clock, write "1" in the corresponding bit of PMR (address $0D9_H$) and SIOM (address $0FE_H$).

Port Pin	Alternate Function
R00	INT0 (External interrupt 0)
R01	INT1 (External interrupt 1)
R02	INT2 (External interrupt 2)
R03	EC0 (Event counter input 0)
R04	EC2 (Event counter input 2)
R05	SCK (Serial clock)
R06	SO (Serial data output)
R07	SI (Serial data input)

Regardless of the direction register R0DD, the control registers of PMR and SIOM are selected to use as alternate functions, port pin can be used as a corresponding alternate features.








R2 and R2DD Register: R2 is an 3-bit CMOS bidirectional I/O port (address $0C2_{\rm H}$). Each I/O pin can independently used as an input or an output through the R2DD register (address $0CA_{\rm H}$). Each port also can be set individually as pull-up port through the R2PU (address $0D2_{\rm H}$), and as open drain register through the R2CR (address $0D6_{\rm H}$).

In addition, port R2 is multiplexed with analog input port.

Port Pin	Alternate Function
R21	AN1 (Analog Input 1)
R22	AN2 (Analog Input 2)
R23	AN3 (Analog Input 3)




R3 and R3DD Register: R3 is an 1-bit CMOS bidirectional I/O port (address $0C3_{H}$). Each I/O pin can independently used as an input or an output through the R3DD register (address $0CB_{H}$). Each port also can be set individually as pull-up port through the R3PU (address $0D3_{H}$), and as open drain register through the R3CR (address $0D7_{H}$).

In addition, port R3 is multiplexed with various special features.

Port Pin	Alternate Function
R30	BUZ (Buzzer driving output)

R3 Data	ADDRESS: 0C3 _H RESET VALUE: 00 _H
R3	
R3 Dire R3DD	ADDRESS: 0CB _H RESET VALUE: 00 _H
	Port Direction 0: Input 1: Output
	I-up Register ADDRESS: 0D3 _H RESET VALUE: 00 _H
R3 Pul R3PU	
R3PU	
R3PU	Port Pull-up Ciprovension Off 1: Pull-up Resistor Off



R4 and R4DD Register: R4 is an 8-bit CMOS bidirectional I/O port (address $0C4_{H}$). Each I/O pin can independently used as an input or an output through the R4DD register (address $0CC_{H}$).

After Reset, R4 port is used as LCD segment output SEG0~SEG7. To use general I/O ports user should be written appropriate value into the LPMR (0F3_H).


LCD Pin Function	Port Pin
SEG0 (LCD Segment 0 Signal Output)	R40
SEG1 (LCD Segment 1 Signal Output)	R41
SEG2 (LCD Segment 2 Signal Output)	R42
SEG3 (LCD Segment 3 Signal Output)	R43
SEG4 (LCD Segment 4 Signal Output)	R44
SEG5 (LCD Segment 5 Signal Output)	R45
SEG6 (LCD Segment 6 Signal Output)	R46
SEG7 (LCD Segment 7 Signal Output)	R47

R4 Dat	a Register	ADDRESS: 0C4 _H RESET VALUE: 00 _H	
R4	R47 R46 R45 R44 R43 R42 R41 R4		
	<u> </u>	— Input / Output data	
R4 Dir	ection Register	ADDRESS: 0CC _H RESET VALUE: 00 _H	
R4 Dire R4DD	ection Register		

R5 and R5DD Register: R5 is an 4-bit CMOS bidirectional I/O port (address $0C5_{\rm H}$). Each I/O pin can independently used as an input or an output through the R4DD register (address $0CD_{\rm H}$).

After Reset, R5 port is used as LCD segment output SEG8~SEG11. To use general I/O ports user should be written appropriate value into the LPMR ($0F3_H$).

LCD Pin Function	Port Pin
SEG8 (LCD Segment 8 Signal Output)	R50
SEG9 (LCD Segment 9 Signal Output)	R51
SEG10 (LCD Segment 10 Signal Output)	R52
SEG11 (LCD Segment 11 Signal Output)	R53



R6 and R6DD Register: R6 is an 5-bit CMOS bidirectional I/O port (address $0C6_{\text{H}}$). Each I/O pin can independently used as an input or an output through the R6DD register (address $0CE_{\text{H}}$).

After Reset, R6 port is used as LCD segment output SEG16~SEG20. To use general I/O ports user should be written

appropriate value into the LPMR ($0F3_H$).

LCD Pin Function	Port Pin
SEG16 (LCD Segment 16 Signal Output)	R60
SEG17 (LCD Segment 17 Signal Output)	R61
SEG18 (LCD Segment 18 Signal Output)	R62
SEG19 (LCD Segment 19 Signal Output)	R63
SEG20 (LCD Segment 20 Signal Output)	R64

R6 Dat	ta Register			RESS: 0C		
R6		R64 R6	63 R62	R61 R6	0	
	Input / Or	utput Dat	ta			
R6 Dir	rection Regist		ADDF	RESS: 0C		
R6 Dir R6DD			ADDF			

10. CLOCK GENERATOR


As shown in Figure 10-1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. It contains an oscillators: a main-frequency clock oscillator. The system clock can also be obtained from the external oscillator.

The clock generator produces the system clocks forming clock pulse, which are supplied to the CPU and the peripheral hardware. The internal system clock can be selected by bit2, and bit3 of the system clock mode register(SCMR).

	Instruction Cycle Time
CPU Clock	X _{IN} = 4MHz
÷ 2	0.5 us
÷8	2.0 us
÷ 16	4.0 us
÷ 64	16.0 us

The register is shown in Figure 10-2.

To the peripheral block, the clock among the not-divided original clocks, divided by 2, 4,..., up to 1024 can be provided. Peripheral clock is enabled or disabled by STOP instruction.



The system clock is decided by bit1 (SYCC1) of the system clock mode register(SCMR). On the initial reset, internal system clock

is PS1 which is the fastest and other clock can be provided by bit2 and bit3 of SCMR.




Figure 10-2 SCMR: System Clock Control Registers

11. OPERATION MODE

The system clock controller starts or stops the main-frequency clock oscillator. The operating mode is generally divided into the main-clock mode, which is controlled by system clock mode register (SCMR). Figure 11-1shows the operating mode transition diagram.

System clock control is performed by the system clock mode register, SCMR. During reset, this register is initialized to "0" so that the main-clock operating mode is selected.

Main Clock Operating Mode

This mode is fast-frequency operating mode.

The CPU and the peripheral hardwares are operated on the high-frequency clock. At reset release, this mode is invoked.

SLEEP Mode

In this mode, the CPU clock stops while peripherals and the oscillation source continue to operate normally.

STOP Mode

In this mode, the system operations are all stopped, holding the internal states valid immediately before the stop at the low power consumption level.




Figure 11-1 Operating Mode

11.1 Operation Mode

In the main-clock operation mode, only the high-frequency clock oscillator is used.

During reset, the system clock mode register is initialized at the main-clock mode.

Shifting from the Normal Operation to the SLEEP Mode

By setting bit 0 of SMR, the CPU clock stops and the SLEEP mode is invoked. The CPU stops while other peripherals are operate normally.

The way of release from this mode is RESET and all available interrupts.

For more detail, See "20.1 SLEEP Mode" on page 76

Shifting from the Normal Operation to the STOP Mode

By executing STOP instruction, the main-frequency clock oscillation stops and the STOP mode is invoked. After the STOP operation is released by reset, the operation mode is to main-clock mode.

The methods of release are RESET, watch timer interrupt, Timer/ Event Counter1 (EC0, EC2 pin), and external interrupt.

For more details, see "20.2 STOP Mode" on page 77.

Note: In the STOP, the power consumed by the oscillator and the internal hardware is reduced. However, the power for the pin interface (depending on external circuitry and program) is not directly associated with the low-power consumption operation. This must be considered in system design as well as interface circuit design.

12. BASIC INTERVAL TIMER

The GMS81C7208/16 has one 8-bit basic interval timer that is free-run and can not stop. Block diagram is shown in Figure 12-1.

In addition, the basic tnterval timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITIF). As the count overflow from FF_H to 00_H , this overflow causes the interrupt to be generated. The basic interval timer is controlled by the clock control register (CKCTLR) shown in Figure 12-2.

Source clock can be selected by lower 3 bits of CKCTLR.

The registers BITR and CKCTLR are located at same address, and address $0F9_{H}$ is read as a BITR, and written to CKCTLR.




Figure 12-1 Block Diagram of Basic Interval Timer

		Interrupt (overflow) Period (ms)		
BTS[2:0]	CPU Source Clock	@ f _{XIN} = 4MHz		
000	÷ 8	0.512		
001	÷16	1.024		
010	÷32	2.048		
011	÷64	4.096		
100	÷128	8.192		
101	÷256	16.384		
110	÷512	32.768		
111	÷1024	65.536		

Table 12-1 Basic Interval Timer Interrupt Time




Figure 12-2 BITR: Basic Interval Timer Mode Register

Example 1:

Interrupt request flag is generated every 8.192ms at 4MHz.

```
:
LDM CKCTLR,#OCH
SET1 BITE
EI
:
```

13. TIMER/EVENT COUNTER

The GMS81C7208/16 has four Timer/Event Counters. Each module can generate an interrupt to indicate that an event has occurred (i.e. timer match).

Timer 0 and timer 1 are can be used either two 8-bit Timer/ Counter or one 16-bit Timer/Counter with combine them. Also timer 2 and timer 3 can be joined as a 16-bit Timer/Counter.

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. The count rate is 1/2 to 1/2048 of the oscillator frequency.

In the "counter" function, the register is incremented in response to a 0-to-1 (rising edge) transition at its corresponding external input pin, EC0 or EC2 pin.

Example 1:

Timer 0 = 8-bit timer mode, 8ms interval at 4MHz Timer 1 = 8-bit timer mode, 4ms interval at 4MHz Timer 2 = 16-bit event counter mode

LDM LDM LDM LDM LDM	SCMR,#0 TDR0,#249 TM0,#0001_0 TDR1,#124 TM1,#0000_2	0011B	clock	mode
LDM LDM LDM LDM	TDR2,#1FH TDR3,#4CH TM2,#0001 TM3,#0100			
SET1 SET1 EI :	T0E T2E			

Example 2:

Timer0 = 16-bit timer mode, 0.5s at 4MHz Timer2 = 2ms 8-bit timer mode at 4MHz Timer3 = 250us 8-bit timer mode at 4MHz

LDM LDM	SCMR,#0 TDR0,#23H	;Main clock mode
LDM LDM LDM	TDR1,#0F4H TM0,#0FH TM1,#4CH	;FXIN/32, 8us
LDM	TDR2,#249	
LDM LDM LDM	TDR3,#124 TM2,#0FH TM3,#0DH	;FXUN/32, 8us ;FXIN/8, 2us
SET1 SET1 SET1 EI	TOE T2E T3E	
:		

In addition the "capture" function, the register is incremented in response external or internal clock sources same with timer or counter function. When external clock edge input, the count register is captured into capture data register correspondingly.

It has five operating modes: "8-bit Timer/Counter", "16-bit Timer/Counter", "8-bit capture", "16-bit capture" which are selected by bit in timer mode register TM*n*.

In operation of timer 2, timer 3, their operations are same with timer 0, timer 1, respectively.

When programming the software, you may refer to following example.

Example 3:

Timer0 = 8-bit timer mode, 2ms interval at 4MHz Timer1 = 8-bit capture mode, 2us sampling count.

LDM LDM	TDR0,#249 TM0,#0FH	;250x8= ;FXIN/3	
LDM LDM LDM	IEDS,#XXXX PMR,#XXXX X TDR1,#0FFH		;FALLING ;AS INT1
LDM	TM1,#0001_1	.011B	;2us
SET1 SET1 SET1 EI :	TOE TIE INTIE	;ENABLE	TIMER 0 TIMER 1 EXT. INT1

X: don't care.

Example 4:

Timer0 = 8-bit timer mode, 2ms interval at 4MHz Timer2 = 16-bit capture mode, 8us sampling count

-	10 on cupt	are mode, ous sun	ipning count	•
	LDM LDM	TDR0,#249 TM0,#0FH		
	LDM LDM LDM LDM LDM	IEDS, #XX11_ PMR4, #XXXX_ TDR2, #0FFH TDR3, #0FFH TM2, #XX10_1 TM3, #X10X_1	X1XXB 111B	;MAX ;MAX ;/32
	SET1 SET1 EI :		;ENABLE	TIMER 0 TIMER 2 EXT. INT2

X: don't care.




Figure 13-1 TM0, TM1, TDRn Registers




Figure 13-2 TM2, TM3 Registers

13.1 8-bit Timer / Counter Mode

The GMS81C7208/16 has four 8-bit Timer/Counters, timer 0, timer 1, timer 2, timer 3 which are shown in Figure 13-3, Figure 13-4.

The "timer" or "counter" function is selected by control registers TMn. To use as an 8-bit Timer/Counter mode, CAP0, CAP1 and

16BIT0 bits should be cleared to "0". These timers have each 8bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of $2\sim2048$ selected by control bits of register TM*n* (n=0,1,2,3).




Figure 13-3 8-bit Timer/Counter 0, 1

Note: The contents of timer data register TDRx should be initialized with $1_H \sim FF_H$, not to 0_H , because it is not to defined before reset.

In the timer 0, timer register T0 increments from 00_{H} until it matches with TDR0 and then reset to 00_{H} . The match output of timer 0 generates timer 0 interrupt (latched in T0IF bit)

As TDRx and Tx register are in same address, when reading it as a Tx, written to TDRx.

In counter function, the counter is increased every 0-to-1 (rising edge) transition of EC0 or EC2 pin. In order to use counter function, the bit 3 and bit 4 of the Port mode register PMR are set to "1" by software. The Timer 0 can be used as a counter by pin EC0 input. Similarly, Timer 2 can be used by pin EC2 input.





Figure 13-4 8-bit Timer/Counter 2, 3

8-bit Timer Mode

In the timer mode, the internal clock is used for counting up. Thus, you can think of it as counting internal clock input. The contents of TDR*n* (n=0,1,2,3) are compared with the contents of up-counter, T*n* (n=0,1,2,3). If match is found, a timer 1 interrupt

(T1IF) is generated and the up-counter is cleared to 0. Counting up is resumed after the up-counter is cleared.

As the value of TDRn can be re-written by software, time interval is set as you want.








Figure 13-6 Timer Count Example

8-bit Event Counter Mode

In this mode, counting up is started by an external trigger. This trigger means rising edge of the EC0 or EC2 pin input. Source clock is used as an internal clock selected with timer mode register TM0, TM1, TM2 or TM3. The contents of timer data register TDR*n* (n = 0,1,2,3,...,FF) are compared with the contents of the up-counter T*n*. If a match is found, an timer interrupt request flag T*n*IF is generated, and the counter is cleared to "0". The counter is restart and count up continuously by every rising edge of the EC*n* pin input.

The maximum frequency applied to the ECn pin is $f_{XIN}/2$ [Hz].

In order to use event counter function, the bit 3, 4 of the Port Mode Register PMR (address $0D9_{\rm H}$) is required to be set to "1".

After reset, the value of timer data register TDR*n* is undefined, it should be initialized to between $01_{H} \sim FF_{H}$, not to "0". The interval period of Timer is calculated as below equation.

$$Period (sec) = \frac{1}{f_{XIN}} \times 2 \times Divide Ratio \times TDRn$$




Figure 13-7 Event Counter Mode Timing Chart




Figure 13-8 Count Operation of Timer / Event Counter

13.2 16-bit Timer / Counter Mode

The Timer register is being run with all 16 bits. A 16-bit Timer/ Counter register T0, T1 are incremented from $0000_{\rm H}$ until it matches TDR0, TDR1 and then resets to $0000_{\rm H}$. The match output generates Timer 0 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0SL1, T0SL0. Even if the Timer 0 (including the Timer 1) is used as a 16-bit timer, the Timer 2 and Timer 3 can still be used as either two 8-bit timer or one 16-bit timer by setting the TM2. Reversely, even if the Timer 2 (including the Timer 3) is used as a 16-bit timer, the Timer 0 and Timer 1 can still be used as 8-bit timer independently.




Figure 13-9 16-bit Timer/Counter

13.3 8-bit Capture Mode

The capture mode can be used to measure the pulse width between two edges. The timer 0 capture mode is set by bit CAP0 of timer mode register TM0, and the timer 1 capture mode is set by CAP1 of timer mode register TM1 as shown in Figure 13-10. Timer 2 and timer 3 have same architecture with timer 0 and timer 1.

The Timer/Counter register is incremented in response internal or external input. This counting function is same with normal timer mode, and timer interrupt is generate when timer register T0 (T1, T2, T3) increase and match TDR0 (TDR1, TDR2, TDR3).

Timer/Counter still does the above, but with the added feature that a edge transition at external input INTn pin causes the current

$$f_{timer} = \frac{f_{xin}}{2 \times prescaler \ value \ \times (TDR+1)}$$




Figure 13-10 8-bit Capture Mode (Timer0/Timer1 Case)

value in the timer counter register (T0,T1), to be captured and stored into registers CDR*n* (CDR0, CDR1), respectively. After capture, the Timer counter register is cleared and restarts by hardware. At this time, reading the address $E1_H$ as a CDR0, not T0. T0, TDR0, CDR0 are located at same address. The other CDR1~CDR3 are same. Refer to timer registers of page 26.

It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS. Refer to "17.4 External Interrupt" on page 63. In addition, the transition at INT*n* pin generate an interrupt.

Note: The CDRn and Tn are in same address. In the capture mode, reading operation is read as CDRn, not Tn because addressing path is opened to the CDRn.




Figure 13-11 16-bit Capture Mode

13.4 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the timer register is being run will 16 bits. Configuration is shown in Figure 13-11.

14. ANALOG DIGITAL CONVERTER

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 8-bit digital value. The A/D module has three analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog supply voltage is connected to AV_{DD} of ladder resistance of A/D module.

The A/D module has two registers which are the control register ADCM and A/D result register ADR. The register ADCM, shown in Figure 14-4, controls the operation of the A/D converter module. The port pins can be configured as analog inputs or digital I/ O. To use analog inputs, I/O is selected input mode by R2DD direction register.

How to Use A/D Converter

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADR, the A/D conversion status bit ADSF is set to "1", and the A/D interrupt flag AIF is set. The block diagram of the A/D module is shown in Figure 14-1. The A/D status bit ADSF is set automatically when A/D conversion is completed, cleared when A/D conversion is in process. The conversion time takes maximum 20 uS (at f_{XIN}=4 MHz).




Figure 14-1 A/D Block Diagram

A/D Converter Cautions

(1) Input voltage range of AN1 to AN3

The input voltage of AN1 to AN3 should be within the specification range. In particular, if a voltage above AV_{DD} or below AV_{SS} is input (even if within the absolute maximum rating range), the conversion value for that channel can not be indeterminate. The conversion values of the other channels may also be affected.

(2) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on pins AV_{DD} and AN1 to AN3. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 14-2 in order to reduce noise.




Figure 14-2 Analog Input Pin Connecting Capacitor

(3) AD pin sharing with normal I/O port

The analog input pins AN1 to AN3 also function as input/output port (PORT R21~R23) pins. When A/D conversion is performed with any of pins AN1 to AN3 selected, be sure not to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(4) AV_{DD} pin input impedance

A series resistor string of approximately $10k\Omega$ is connected between the AV_{DD} pin and the AV_{SS} pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AV_{DD} pin and the AV_{SS} pin, and there will be a large reference voltage error.




Figure 14-3 A/D Converter Operation Flow




Figure 14-4 A/D Converter Control Register

15. SERIAL COMMUNICATION


The serial interface is used to transmit/receive 8-bit data serially. Serial communication block consists of serial I/O data register, serial I/O mode register, clock selection circuit, octal counter and control circuit as illustrated in Figure 15-1.Pin R07/SIN, R06/ SOUT and R05/SCLK pins are controlled by the serial mode register. The contents of the Serial I/O data register can be written into or read out by software.

The serial communication is activated by the instruction "SET1

SIOST". The octal counter is reset to "0" by this instruction, starts counting at the falling or rising edge (by POL selection) of the transmit clock (SCLK), and it increments at the every clock. A serial interrupt request flag is set when the eighth transmit clock signal is input (the serial interface is reset) or when serial communication is discontinued (the octal counter is reset).

The data in the serial data register can be shifted synchronously with the transfer clock signal.

SCK1	SCK0	SCLK/R05 Port	Clock Source	Prescaler Divide Ratio
0	0	SCLK output	Internal clock	÷ 4
0	1	SCLK output	Internal clock	÷ 16
1	0	SCLK output	Internal clock	Use clock from Timer 0 overflow
1	1	SCLK input	External clock	-





Serial I/O mode register(SIOM) controls serial I/O function. The POL bit control which edge. According to SCK1 and SCK0, the internal clock or external clock can be selected.

Serial I/O data register(SIOR) is an 8-bit shift register.




Figure 15-2 Block Diagram of SCI

15.1 Transmission/Receiving Timing

The serial transmission is started by setting SIOST(bit1 of SIOM) to "1". After one cycle of SCK, SIOST is cleared automatically to "0". The serial output data from 8-bit shift register is output at falling edge of SCLK. And input data

is latched at rising edge of SCLK pin. When transmission clock is counted 8 times, serial I/O counter is cleared as '0". Transmission clock is halted in "H" state and serial I/ O interrupt(SIOIF) occurred.




Figure 15-3 SPI Timing Diagram at POL=0

15.2 The Method of Serial I/O

1. Select transmission/receiving mode

When external clock is used, the frequency should be less than 1MHz and recommended duty is 50%.

- 2. In case of sending mode, write data to be send to SIOR.
- 3. Set SIOST to "1" to start serial transmission.

If both transmission mode is selected and transmission is per-

formed simultaneously it would be made error.

4. The SIO interrupt is generated at the completion of SIO and SIOSF is set to "1". In SIO interrupt service routine, correct transmission should be tested.

5. In case of receiving mode, the received data is acquired by reading the SIOR.




Figure 15-4 SPI Timing Diagram at POL=1

15.3 The Method to Test Correct Transmission




Figure 15-5 Serial Method to Test Transmission

16. BUZZER FUNCTION

The buzzer driver block consists of 6-bit binary counter, buzzer register, and clock source selector. It generates square-wave which has very wide range frequency (500Hz \sim 250kHz at f_{XIN}= 4MHz) by user software.

A 50% duty pulse can be output to R30/BUZ pin to use for piezoelectric buzzer drive. Pin R30 is assigned for output port of Buzzer driver by setting the bit 5 of PMR (address $D9_H$) to "1". At this time, the pin R30 must be defined as output mode (the bit 0 of R3DD=1).

Example: 2.4kHz output at 4MHz.

LDM LDM	R3DD,#XXXX BUR,#0111_0		
SET1	PMR.5	;BUZ	
CLR1	PMR.5	;BUZ	

X means don't care

The bit 0 to 5 of BUR determines output frequency for buzzer driving.

Equation of frequency calculation is shown below.

$$f_{BUZ} = \frac{f_{XIN}}{2 \times DivideRatio \times (BUR[5:0]+1)}$$

 $\label{eq:started} \begin{array}{l} f_{BUZ} : \mbox{Buzzer frequency} \\ f_{XIN} : \mbox{Oscillator frequency} \\ \mbox{Divide Ratio: Prescaler divide ratio by BUCK[1:0]} \\ \mbox{BUR: Lower 6-bit value of BUR. Buzzer period value.} \end{array}$

The frequency of output signal is controlled by the buzzer control register BUR. The BUR[5:0] determine output frequency for buzzer driving.




Figure 16-1 Block Diagram of Buzzer Driver




Figure 16-2 PMR and Buzzer Register

When main-frequency is 4MHz, buzzer frequency is shown as

Note that BUR is a write-only register.

The 6-bit counter is cleared and starts the counting by writing signal at BUR register. It is incremental from $00_{\rm H}$ until it matches 6-

BUR	BUCK[1:0]			BUR	BUCK[1:0]				
[5:0]	00	01	10	11	[5:0]	00	01	10	11
00	250.000	125.000	62.500	31.250	20	7.576	3.788	1.894	0.947
01	125.000	62.500	31.250	15.625	21	7.353	3.676	1.838	0.919
02	83.333	41.667	20.833	10.417	22	7.143	3.571	1.786	0.893
03	62.500	31.250	15.625	7.813	23	6.944	3.472	1.736	0.868
04	50.000	25.000	12.500	6.250	24	6.757	3.378	1.689	0.845
05	41.667	20.833	10.417	5.208	25	6.579	3.289	1.645	0.822
06	35.714	17.857	8.929	4.464	26	6.410	3.205	1.603	0.801
07	31.250	15.625	7.813	3.906	27	6.250	3.125	1.563	0.781
08	27.778	13.889	6.944	3.472	28	6.098	3.049	1.524	0.762
09	25.000	12.500	6.250	3.125	29	5.952	2.976	1.488	0.744
0A	22.727	11.364	5.682	2.841	2A	5.814	2.907	1.453	0.727
0B	20.833	10.417	5.208	2.604	2B	5.682	2.841	1.420	0.710
0C	19.231	9.615	4.808	2.404	2C	5.556	2.778	1.389	0.694
0D	17.857	8.929	4.464	2.232	2D	5.435	2.717	1.359	0.679
0E	16.667	8.333	4.167	2.083	2E	5.319	2.660	1.330	0.665
0F	15.625	7.813	3.906	1.953	2F	5.208	2.604	1.302	0.651
10	14.706	7.353	3.676	1.838	30	5.102	2.551	1.276	0.638
11	13.889	6.944	3.472	1.736	31	5.000	2.500	1.250	0.625
12	13.158	6.579	3.289	1.645	32	4.902	2.451	1.225	0.613
13	12.500	6.250	3.125	1.563	33	4.808	2.404	1.202	0.601
14	11.905	5.952	2.976	1.488	34	4.717	2.358	1.179	0.590
15	11.364	5.682	2.841	1.420	35	4.630	2.315	1.157	0.579
16	10.870	5.435	2.717	1.359	36	4.545	2.273	1.136	0.568
17	10.417	5.208	2.604	1.302	37	4.464	2.232	1.116	0.558
18	10.000	5.000	2.500	1.250	38	4.386	2.193	1.096	0.548
19	9.615	4.808	2.404	1.202	39	4.310	2.155	1.078	0.539
1A	9.259	4.630	2.315	1.157	3A	4.237	2.119	1.059	0.530
1B	8.929	4.464	2.232	1.116	3B	4.167	2.083	1.042	0.521
1C	8.621	4.310	2.155	1.078	3C	4.098	2.049	1.025	0.512
1D	8.333	4.167	2.083	1.042	3D	4.032	2.016	1.008	0.504
1E	8.065	4.032	2.016	1.008	3E	3.968	1.984	0.992	0.496
1F	7.813	3.906	1.953	0.977	3F	3.906	1.953	0.977	0.488

bit BUR value.

below table. The unit is kHz.

Table 16-1 Buzzer Frequency at 4MHz

17. INTERRUPTS

The GMS81C7208/16 interrupt circuits consist of interrupt enable register (IENH, IENL), interrupt request flags of IRQH, IRQL, priority circuit, and master enable flag ("I" flag of PSW). twelve interrupt sources are provided. The configuration of interrupt circuit is shown in Figure 17-2.

The basic interval timer interrupt is generated by BITIF which is set by an overflow in the timer register.

The watchdog timer interrupt is generated by WDTIF which set by a match in watchdog timer register.

The external interrupts $INT0 \sim INT2$ each can be transition-activated (1-to-0 or 0-to-1 transition) by selection IEDS.

The flags that actually generate these interrupts are bit INT0IF, INT1IF and INT2IF in register IRQH and IRQL. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated.

The timer 0 ~ timer 3 interrupts are generated by T0IF~T3IF which are set by a match in their respective Timer/Counter register.

The serial communication interrupts are generated by SIOIF which is set by 8-bit serial data transmitting or receiving through SCK, SIN, SOUT pin.

The AD converter interrupt is generated by ADIF which is set by finishing the analog to digital conversion.

The watch timer interrupt is generated by WTIF which is set by an 14-bit binary counter overflow.

The interrupts are controlled by the interrupt master enable flag

I-flag (bit 2 of PSW on page 18), the interrupt enable register (IENH, IENL), and the interrupt request flags (in IRQH and IRQL) except power-on reset and software BRK interrupt. Below table shows the Interrupt priority.

Reset/Interrupt	Symbol	Priority
Hardware Reset	RESET	-
Reserved	-	1
Basic Interval Timer	BIT	2
Watchdog Timer	WDT	3
External Interrupt 0	INT0	4
External Interrupt 1	INT1	5
Timer/Counter 0	Timer 0	6
Timer/Counter 1	Timer 1	7
External Interrupt 2	INT2	8
Serial Communication	SCI	9
ADC Interrupt	ADC	10
Watch Timer Interrupt	WT	11
Timer/Counter 2	Timer 2	12
Timer/Counter 3	Timer 3	13

Vector addresses are shown in Figure 8-6 on page 20. Interrupt enable registers are shown in Figure 17-3. These registers are composed of interrupt enable flags of each interrupt source and these flags determines whether an interrupt will be accepted or not. When enable flag is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, Iflag, which disables all interrupts at once.




Figure 17-1 Interrupt Request Flag




Figure 17-2 Block Diagram of Interrupt




Figure 17-3 Interrupt Enable Flag

17.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 f_{XIN} (2 µs at f_{MAIN} =4.19MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

Interrupt Acceptance

- 1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- 2. Interrupt request flag for the interrupt source accepted is cleared to "0".
- 3. The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- 4. The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- 5. The instruction stored at the entry address of the interrupt service program is executed.





Figure 17-4 Timing Chart of Interrupt Acceptance and Interrupt Return Instruction



Correspondence between vector table address for Watch Timer Interrupt and the entry address of the interrupt service program.

A interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Saving/Restoring General Purpose Register


During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. These registers are saved by the software if necessary. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers.

Example: Register save using push and pop instructions

INTxx:	PUSH PUSH PUSH	A X Y	;SAVE ACC. ;SAVE X REG. ;SAVE Y REG.
	interrupt proc	cessing	
	POP POP POP RETI	Y X A	;RESTORE Y REG. ;RESTORE X REG. ;RESTORE ACC. ;RETURN

General-purpose register save/restore using push and pop instructions;



17.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in Figure 17-5.





Figure 17-5 Execution of BRK/TCALL0

17.3 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced.

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the Iflag is cleared to disable any further interrupt. But as user sets Iflag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.

Example: During Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.






Figure 17-6 Execution of Multi Interrupt

17.4 External Interrupt

The external interrupt on INT0, INT1 and INT3 pins are edge triggered depending on the edge selection register IEDS (address $0D8_{\rm H}$) as shown in Figure 17-7.

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.





Figure 17-7 External Interrupt Block Diagram

INT0 ~ INT2 are multiplexed with general I/O ports (R00~R02). To use as an external interrupt pin, the bit of Port Mode Register PMR should be set to "1" correspondingly as shown in Figure 17-9.

Example: To use as an INT0 and INT2



Response Time

The INT0 ~ INT2 edge are latched into INT1IF ~ INT2IF at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a minimum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

Figure 17-8 shows interrupt response timings.






Figure 17-8 Interrupt Response Timing Diagram

GMS81C7208/7216





18. LCD DRIVER

The GMS81C7208/16 has the circuit that directly drives the liquid crystal display (LCD) and its control circuit. In addition, VCL*n* pin is provided as the drive power pin.

Basically, the GMS81C7208/16 has 17 seg.× 4 com. ports of LCD driver. Extend display modes are shown in left table.

Figure 18-1shows the configuration of the LCD driver.

********Caution *******

When you developing the software using by Emulator, you must select the external bias resistor mode because of no internal bias resistor inside the Emulator (EVA. chip).




Figure 18-1 LCD Driver Block Diagram

18.1 LCD Control Registers

The LCD driver is controlled by the LCD control register LCR which is shown in Figure 18-2. LCD block input the clock from

the watch timer. When LCD is operate, the watch timer much be enabled by WTEN (bit 6 of address $0EF_H$).




Figure 18-2 LCD Control Register

18.2 Duty and Bias Selection of LCD Driver

5 kinds of driving methods can be selected by DTY (bits 3 and 2 of LCD Control Register and connection of VCL pin externally.

Figure 18-3 shows typical driving waveforms for LCD.).




Figure 18-3 LCD Drive Waveform (Voltage COM-SEG Pins)


18.3 Selecting Frame Frequency

Frame frequency is set to the main frequency as shown in the following Table 18-1.

The LCK[1:0] of LCR determines the frequency of COM signal scanning of each segment output. The watch timer must be enabled when the LCD display is turned on. RESET clears the LCD control register LCR values to logic zero. The LCD display can continue to operate even during the SLEEP and STOP modes.

LCK[1:0]	LCD clock	Frame Frequency (Hz) (When f _{XIN} = 4.19 MHz)
00	f _{XIN} ÷2 ⁷ ÷32	1024
01	f _{XIN} ÷2 ⁷ ÷64	512
10	f _{XIN} ÷2 ⁷ ÷128	256
11	f _{XIN} ÷2 ⁷ ÷256	128

Table 18-1 Setting of LCD Frame Frequency




LCD Port Selection

Segment pins are also used for normal I/O pins. The LCD port selection register LPMR is used to set R*n* pin for ordinary digital input. Refer to LPMR register as shown in Figure 18-2.

Bias Resistor

To operate LCD, built-in Bias resistor dividing V_{DD} to V_{SS} section into several stages generates necessary voltage.


The BTC (Bit 6 of LCR) switches Transistor supplying voltage to serially connected Bias resistor. If it is '1', it turns on, and if it is '0', it turns off. The LCD drive voltage (V_{CL2}) is given by the difference in potential (V_{DD} - V_{CL2}) between pins V_{DD} and V_{CL2} . Therefore, when the MCU operating voltage is 5V and LCD drive voltage are the same, the Bias pin is connected to the V_{CL2} pin as shown in (a) of Figure 18-5.





When require supply 3V output to the LCD, the voltage of V_{CL2} becomes 3V as shown in Figure 18-5. Because V_{DD} is down to 3V through internal 2R resistor.

The LCD light only when the difference in potential between the segment and common output is \pm VCL, and turn off at all other times. During reset, the power switch of the LCD driver is turned off automatically, shutting off the VCL voltage.





Some user want to use external bias resister instead of internal, you can connect external resistor as shown in Figure 18-6. And

the external capacitors are may required for stable display according to your system environment.




Figure 18-6 External Resistor

18.4 LCD Display Memory

Display data are stored to the display data area (address 100_{H} -11A_H) in the data memory.

The display data stored to the display data area are read automatically and sent to the LCD driver by the hardware.

The LCD driver generates the segment signals and common signals in accordance with the display data and drive method.




Figure 18-7 LCD Display Memory

Therefore, display patterns can be changed by only overwriting the contents of the display data area with a program. The table look up instruction is mainly used for this overwriting.

Figure 18-7 shows the correspondence between the display data area and the SEG/COM pins. The LCD lights when the display data is "1" and turn off when "0".

The number of segment which can be driven differs depending on the LCD drive method, therefore, the number of display data area bits used to store the data also differs

(Refer to Figure 18-2). Consequently, data memory not

Drive Methods	Bit 3	Bit 2	Bit 1	Bit 0
1/4 Duty	COM3	COM2	COM1	COM0
1/3 Duty	-	COM2	COM1	COM0
1/2 Duty	-	-	COM1	COM0
Static	-	-	-	COM0

Table 18-2 The Duty vs. COM Port Configuration

turns off the LCD by outputting the non light operation level to

the COM pin. When setting Frame frequency or changing operat-

ing mode, LCD display should be off before operation, to prevent

display flickering.

frame frequency of 512Hz.

used to store display data and data memory for which the address are not connected to LCD can be used to store ordinary user's processing data.

Blanking

Blanking is applied by setting LCDEN (bit 7 of LCR) to "0" and

18.5 Control Method of LCD Driver

Initial Setting

Flow chart of initial setting is shown in Figure 18-8.

Example: When operating with 1/4 duty LCD using a

LCR,#0101 0001B;1/4duty, f_F=512Hz (f_{SUB}= 32.768kHz) Select Frame Frequency LDM SETG LDM RPR, #1; Select LCD Memory ; area (Page 1 = address $1XX_{H}$) Clear #0 LDX #0 ;RAM Clear C LCD1: LCD Display LDA ;RAM(100H~11AH) Memory STA $\{X\} +$ CMPX #01BH BNE C LCD1 CLRG : Turn on LCD SET1 LCR.5; Enable LCD display : :




Figure 18-8 Initial Setting of LCD Driver

Display Data Setting

Normally, display data are kept permanently in the program memory and then stored at the display data area by the table look-up instruction. This can be explained using





Figure 18-9 Example of Connection COM & SEG

numerical display with 1/4 duty LCD as an example. The COM and SEG connections to the LCD and display data are the same as those shown is Figure 18-9. Programming

example for displaying character is shown below.



Note: When power on RESET, an oscillation start up time is required. Enable LCD display after an oscillation is stabilized, or LCD may occur flicker at power on time shortly.

19. WATCH / WATCHDOG TIMER

19.1 Watch Timer

The watch timer goes the clock continuously even during the power saving mode. When MCU is in the Stop or Sleep mode, MCU can wake up itself every 2Hz or 4Hz or 16Hz.

The watch timer consists of input clock selector, 14-bit binary counter, interval selector and watch timer mode register WTMR (address 0EF_H). The WTMR is 5-bit read/write register and shown in Figure 19-2. WTMR can select the clock input by 2 bits WTCK[1:0] and interval time selector by 2 bits WTIN[1:0] and enable/disable bit. The WTEN bit is set to "1" timer start counting. Input clocks can be selected among three different source which are divided main clock (f_{XIN} \div 128) or main clock. Recommend the oscillator 4.194304MHz as a main. Because above main frequency is equal to 128 times of 32.768kHz. Generally main clock (f_{XIN}) at WTCK=10_B is not be used, it is just for test purpose in factory.

In the Stop Mode, the main clock is stopped.

LDM E I	IENL,	#XXXX_	_X1XXB
LDM	WTMR,	#0100_	1000B




Figure 19-1 Block Diagram of Watchdog Timer

19.2 Watchdog Timer

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either a reset CPU or a interrupt request as you want.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

Watchdog Timer Control

Figure 19-2 shows the watchdog timer control register WDTR (address 0DF_H). The watchdog timer is automatically enabled initially and watchdog output to reset CPU but clock input source is disabled. To enable this function, you should write bit WTEN of WTMR (address 0EF_H) set to "1".

The CPU malfunction is detected during setting of the detection time, selecting of output, and clearing of the binary counter. Clearing the 2-bit binary counter by bit WDCLR of WDTR is repeated within the detection time.

If the malfunction occurs for any cause, the watchdog timer output will become active from the binary counters unless the binary counter is cleared. At this time, when WDOM=1, a reset is generated, which drives the RESET pin to low to reset the internal hardware. When WDOM=0, a watchdog timer interrupt (WD-TIF) is generated instead of Reset function. This interrupt can be used general timer as user want.

When main clock is selected as clock input source on the STOP mode, clock input is stopped so the watchdog timer temporarily stops counting.




Figure 19-2 WTMR, WDTR: Watch Timer and Watchdog Timer Data Register

Example: Sets the Watchdog Timer Detection Time to 1 SEC at 4.19MHz

```
LDM WTMR, #0100_1000B; Select sub clock as an input source

WDTR, #0001_0111B

SET1 WDCLR ; Clear counter

Within 0.75 sec.

Within 0.75 sec.

SET1 WDCLR ; Clear counter

Within 0.75 sec.

SET1 WDCLR ; Clear counter
```

Enable and Disable Watchdog

Watchdog timer is enabled by setting WDEN (bit 4 in CKCTLR) to "1". WDEN is initialized to "1" during reset and it should be clear to "0" disable.

Example: Enables watchdog timer for Reset

LDM WTMR,#0100_XXXXB;WTEN ← 1 LDM WDTR,#00X1_XX11B;WDEN ← 1 : The watchdog timer is disabled by clearing either bit 4 (WDEN) of WDTR or bit 6 (WTEN) of WTMR. The watchdog timer is halted in STOP mode and restarts automatically after STOP mode is released.

Clearing 2-Bit Binary Counter of the Watchdog Timer

The watchdog timer count the clock source as 14-bit binary

counter which is free run can not be cleared. The watchdog timer has 2-bit binary counter. It is incremented by 14-bit binary counter match as shown in Figure 19-1. Interrupt request flag or Reset signal are generated by overflow 2-bit binary counter. should be cleared by bit WDCLR of WDTR within watchdog timer overflow.

The time of clearing must be within 3 times of 14-bit binary counter interval as shown in Figure 19-3.

During normal operation in the software, 2-bit binary counter

The worst case, watchdog time is just 3 times of 14-bit counter.




Figure 19-3 Watchdog Timer Timing

If the watchdog timer output becomes active, a reset is generated, which drives the $\overline{\text{RESET}}$ pin low to reset the internal hardware.

The main clock oscillator also turns on when a watchdog timer reset is generated in sub clock mode.

20. POWER DOWN OPERATION

The GMS81C7208/16 has two power-down modes. In powerdown mode, power consumption is reduced considerably that in Battery operation Battery life can be extended a lot.

20.1 SLEEP Mode

In this mode, the internal oscillation circuits remain active.

Oscillation continues and peripherals are operate normally but CPU stops. Movement of all Peripherals is shown in Table 20-1. Sleep mode is entered by setting bit 0 of SMR (address $0DE_H$).

It is released by RESET or interrupt. To be release by interrupt, interrupt should be enabled before Sleep mode.

Sleep mode is entered by setting bit 0 of sleep mode register, and STOP mode is entered by STOP instruction.




Figure 20-1 SLEEP Mode Register




Figure 20-2 Sleep Mode Release Timing by External Interrupt




Figure 20-3 SLEEP Mode Release Timing by RESET Pin

20.2 STOP Mode

For applications where power consumption is a critical factor, device provides reduced power of STOP.

Start the Stop Operation

An instruction that STOP causes to be the last instruction is executed before going into the STOP mode. In the Stop mode, the on-chip main-frequency oscillator is stopped. With the clock frozen, all functions are stopped, but the onchip RAM and Control registers are held. The port pins output the values held by their respective port data register, the port direction registers. The status of peripherals during Stop mode is shown below.

Peripheral	STOP Mode	SLEEP Mode
CPU	All CPU operations are disabled	All CPU operations are disabled
RAM	Retain	Retain
LCD Driver	LCD driver operates continuously	LCD driver operates continuously
Basic Interval Timer	Halted	BIT operates continuously
Timer/Event Counter	Halted (Only when the Event counter mode is enabled, Timer operates normally)	Timer/Event Counter operates continuously
Watch Timer	Watch Timer operates continuously	Watch Timer operates continuously
Main-oscillation	Stop (X _{IN} pin = "L", X _{OUT} pin = "L")	Oscillation
Sub-oscillation	Oscillation	Oscillation
I/O Ports	Retain	Retain
Control Registers	Retain	Retain
Release Method	RESET, SIO interrupt, Watch Timer inter- rupt, Timer interrupt (EC0,2), External inter- rupt	RESET, All interrupts

Table 20-1 Peripheral Operation During Power Down Mode

Note: Since the X_{IN} pin is connected internally to GND to avoid current leakage due to the crystal oscillator in STOP mode, do not use STOP instruction when an external clock is used as the main system clock.

In the Stop mode of operation, V_{DD} can be reduced to minimize power consumption. Be careful, however, that V_{DD} is not reduced before the Stop mode is invoked, and that V_{DD} is restored to its normal operating level before the Stop mode is terminated.

The reset should not be activated before V_{DD} is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize.

And after STOP instruction, at least two or more NOP instruction should be written as shown in example below.

Example)

;	LDM LDM STOP NOP NOP	CKCTLR,#0EBH; CKCTLR,#0FBH;	
	NOF		

The interval timer register CKCTLR should be initialized ($0F_H$ or $0E_H$) by software in order that oscillation stabilization time should be longer than 20ms before STOP mode.

Release the STOP Mode

The exit from STOP mode is using hardware reset or external interrupt, watch timer, key scan or Timer/Counter.

To release STOP mode, corresponding interrupt should be enabled before STOP mode.

Specially as a clock source of Timer/Event Counter, EC0 or EC2 pin can release it by Timer/Event Counter interrupt request.

Reset redefines all the control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

Start-up is performed to acquire the time for stabilizing oscillation. During the start-up, the internal operations are all stopped.

GMS81C7208/7216




Figure 20-4 STOP Mode Release Timing by External Interrupt




Figure 20-5 STOP Mode Release Timing by RESET

Minimizing Current Consumption

The stop mode is designed to reduce power consumption. To minimize current drawn during stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.

Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}) ; however, when the input level becomes higher than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the highimpedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.

It should be set properly that current flow through port doesn't exist.

First consider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow.

But input voltage level should be V_{SS} or V_{DD} . Be careful that if unspecified voltage, i.e. if un-firmed voltage level (not V_{SS} or

 $V_{DD})$ is applied to input pin, there can be little current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down register, it is set to low.




Figure 20-6 Application Example of Unused Input Port





Figure 20-7 Application Example of Unused Output Port


21. OSCILLATOR CIRCUIT

The GMS81C7208/16 has two oscillation circuits internally. X_{IN} and X_{OUT} are input and output for main frequency and SX_{IN} and SX_{OUT} are input and output for sub frequency, respectively, inverting amplifier which can be configured for being used as an on-chip oscillator, as shown in Figure 21-1. To use RC oscillation instead of crystal, user should check mark on the "MASK OR-DER & VERIFICATION SHEET" of the appendix of this manual. However in the OTP device, when the programming RC oscillation can be selected or not into the configuration bit. For

more detail, refer to "24.1 OTP Programming" on page 84.

Note: When using the sub clock oscillation, connect a resistor in series with R which is shown as below figure. In order to reduce the power consumption, the sub clock oscillator employs a low amplification factor circuit. Because of this, the sub clock oscillator is more sensitive to noise than the main system clock oscillator.





Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. In addition, see Figure 21-2 for the layout of the crystal.

Note: Minimize the wiring length. Do not allow the wiring to intersect with other signal conductors. Do not allow the wiring to come near changing high current. Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground it to any ground pattern where high current is present. Do not fetch signals from the oscillator.




Figure 21-2 Recommend Layout of Oscillator PCB Circuit

22. RESET

The GMS81C7208/16 has two types of reset generation procedures; one is an external reset input, the other is a watch-dog timer reset. Table 22-1 shows on-chip hardware initialization by reset action.




Figure 22-1 Simple Power-On Reset Circuit.

22.1 External Reset Input

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset in accomplished by holding the RESET pin low for at least 8 oscillator periods, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset, 64ms (at 4 MHz) add with 7 oscillator periods are required to start execution as shown in Figure 22-2.

Internal RAM is not affected by reset. When V_{DD} is turned on, the RAM content is indeterminate. Therefore, this RAM should

On-chip Hardware	Initial Value
Program Counter (PC)	(FFFF _H) - (FFFE _H)
G-Flag (G)	0
Operation Mode	Main Operating Mode
Peripheral Clock	On
Watchdog Timer	Disable (Because the Watch timer is disabled)
Control Registers	Refer to Table 8-1 on page 24
Low Voltage Detector	Enable

Table 22-1 Initializing Internal Status by Reset Action

be initialized before read or tested it.

When the RESET pin input goes to high, the reset operation is released and the program execution starts at the vector address stored at addresses $FFFE_H - FFFF_H$.

A connection for simple power-on-reset is shown in Figure .




Figure 22-2 Timing Diagram after RESET

22.2 Watchdog Timer Reset

Refer to "18. LCD DRIVER" on page 65.

23. POWER FAIL PROCESSOR

The GMS81C7208/16 has an on-chip low voltage detection circuitry to detect the V_{DD} voltage. A configuration register, LVDR (address 0FB_H), can enable or disable the low voltage detect circuitry. Whenever V_{DD} falls close to or below 2.2V, the LVD0 is just set to "1", and if it recovering 3.4V, LVD0 is held to "1". If V_{DD} falls below around 3.4V range, the low voltage situation may reset the MCU or freeze the clock according to setting of bit 5 (LVDM) of LVDR. The bit 4 LVD1 function is same with LVD0 except different voltage level 2.1V. The detection voltage is varied very little. See "7.3 DC Electrical Characteristics" on page 10 for more detail voltage level.

In the in-circuit emulator, power fail function is not implemented and user may not use it. Therefore, after completed development of user program, this function may be experimented or evaluated using by OTP.

When power fail certainly occur the MCU was reset, program notify this Reset circumstance cause by LVD function. So, does not erase the all RAM contents and operates subsequently as shown in Figure .




Figure 23-1 Low Voltage Detector Register




Figure 23-2 S/W Example for RESET by Power Fail




Figure 23-3 Power Fail Processor Situations

24. DEVELOPMENT TOOLS


24.1 OTP Programming

The GMS87C7216 is OTP (One Time Programmable) type microcontrollers. Its internal user memory is constructed with EPROM (Electrically programmable read only memory).

The OTP microcontroller is generally used for chip evaluation, first production, small amount production, fast mass production, etc.

Blank OTP's internal EPROM is filled by 00_H, not FF_H.

Note: In any case, you have to use the *.OTP file for programming, not the *.HEX file. After assemble the source program, both OTP and HEX file are generated by automatically. The HEX file is used during program emulation on the emulator.





How to Program

To program the OTP devices, user should use MagnaChip own programmer. Ask to MagnaChip sales part for purchasing or more detail.

Programmer: CHOICE-SIGMA (Single type) PGM-Plus (Single type) StandAlone-GANG4 (4-gang type)

Socket adapter:87C70XX-64SD (for 64SDIP) 87C70XX-64QF (for 64MQFP) 87C70XX-64LQ (for 64LQFP)

The CHOICE-SIGMA is a MagnaChip universal single programmer for all of MagnaChip OTP devices, also the StandAlone-GANG4 can program four OTPs at once.

Programming Procedure

- 1. Select device GMS87C7216 as you want.
- 2. Load the *.OTP file from the PC to programmer. The file is composed of Motorola-S1 format.
- 3. Set the programming address range as below table.
- 4. Mount the socket adapter on the programmer.
- 5. Set the configuration bytes as your needs.
- 6. Start program/verify.

Select the Options for Program Lock and RC Oscillation


Except the user program memory $C000_{H}$ ~FFFF_H, there is configuration byte (address $707F_{H}$) for the selection of program lock and RC oscillation. The configuration byte of OTP is shown as Figure 24-1. It could be served when user use the OTP program-

mer (PGM-Plus, Choice-Sigma or StandAlone-Gang4).



ОТ	P Con	figurat	tion B	yte	ADE	DRE	ESS: 70	07F _H
7	6	5	4	3	2	2	1	0
					LO	СК	RC	
				0:		0 1 it v Co	: Cryst : Exter	tion Option tal or Resonator mal RC Oscillator ead Out e Read Out

24.2 Emulator EVA. Board Setting



DIP Switch and VR Setting

Before execute the user program, keep in your mind the below configuration

DIP S/W, VR		Description	ON/OFF Setting
SW1	-	Emulator Reset Switch. Reset the Emulator.	Reset the Emulator.
SW2	1	EVA. Chip Pod RESET pin configuration	Normally OFF. EVA. chip can be reset by external user target board. ON : Reset is available by either user target system board or Emula- tor RESET switch. OFF : Reset the MCU by Emulator RESET switch. Does not work from user target board.
	2	EVA. Chip Pod XOUT pin configuration	Normally OFF. MCU XOUT pin is disconnected internally in the Emulator. Some cir- cumstance user may connect this circuit. ON : Output XOUT signal OFF : Disconnect circuit
	1 2 3	External Bias Resistors Connection EVA. Chip Internal BIAS VCL2 VCL1 VCL2 VCL1 VCL2 VCL1 VCL2 VCL1 VCL2 VCL1 VCL2 VCL1 VCL2 VCL	Must be ON position. It serves the external bias resistors. If this switches are turned off, LCD bias voltage does not supplied, floated because there are no inter- nal bias resistors and bias Tr. inside the Emulator.
SW4	4 5 6	LCD Voltage doubling circuit.	Must be OFF position. It is reserved for the GMS81C5108.
	7	Select the Stack Page.	Must be ON position. This switch select the Stack page 0 (off) or page 1 (on). ON : For the 81C7XXX OFF : For the GMS81C5108
	8	EVA. Chip LVD pin SW4-8 SW4-8 81Cx detect the VDD voltage but Emulator can not do because Emulator can not operate if V _{DD} is below normal opr. voltage (5V), This switch serves LVD environment through the applying OV to LVD pin of EVA. chip during 5V normal operation.	Position ON during normal opera- tion. ON : Normal operation OFF : Force to detect the LVD, refer to "23. POWER FAIL PROCES- SOR" on page 82.

DIP S/V	V, VR	Description	ON/OFF Setting
ONE	1	Internal power supply to sub-oscillation circuit.	Must be ON position.
SW5	2	Reserved for other purpose.	Must be OFF position.
VR1	-	Adjust the LCD contrast. It supply bias voltage and adjust the VCL2 voltage. EVA. Chip Internal BIAS VCL2 VCL2 VCL1 WCL2 VCL1 WCL2 VCL1 WCL2 VCL1 WCL2 VCL1 WCL2 VCL1 WCL2 VCL1 WCL2 VCL2 VCL1 WCL2 V	Adjust the proper position as well as LCD display good.
VR2	-	Reserved for other purpose.	Don't care.

APPENDIX

A. MASK ORDER SHEET

	MASK ORDER & VE		EET
	GMS81C7208 GMS81C7216	-LA	
	vrite inside thick line box.	→ 6 ~	
1. Customer Info	rmation	2. Device Info	ormation
Company Name		Package	44MQFP 44LQFP
Application		ROM Size	8K 🗌 16K
Order Date	YYYY MM DD • •	RC OSC Opt.	Crystal RC
Tel:	Fax:	Mask Data F	ile Name:(.OTP) check Sum:()
E-mail:		Internet	OTP file data
Name &			C000 ^H (WOR)
Signature:			DFFFH E000H GWS81C7208 (8K ROM) GWS81C7208 (8K ROM)
3. Marking Specif	lication	_	H0003
b. Marking Speci	(Please ch	eck mark into	
	72 -LA A MagnaCl Number KOREA Number go must be used in the special ma	vyw Custome	er logo is not required. 🗌 🖛
Customer's part i	number		
4. Delivery Scheo	dule		
	Date	Quantity	MagnaChip Confirmation
Customer Sample	YYYY MM DD • •	pcs	
Risk Order	YYYY MM DD • •	pcs	
5. ROM Code Vei	rification	This box is writte	en after "5.Verification".
Verification Date:	YYYY MM DD	Approval Date	YYYY MM DD
Please confirm our v	verification data.	I agree with your v you to make mask	verification data and confirm
Check Sum:		Tel:	Fax:
Tel:	Fax:	Name &	
E-mail:		Signature:	
Name & Signature:			
Signature.			MagnaChip

B. INSTRUCTION

B.1 Terminology List

Terminology	Description
А	Accumulator
Х	X - register
Y	Y - register
PSW	Program Status Word
#imm	8-bit Immediate Data
dp	Direct Page Offset Address
!abs	Absolute Address
[]	Indirect Expression
{}	Register Indirect Expression
{ }+	Register Indirect Expression, after that, Register Auto-Increment
.bit	Bit Position
A.bit	Bit Position of Accumulator
dp.bit	Bit Position of Direct Page Memory
M.bit	Bit Position of Memory Data (000 _H ~0FFF _H)
rel	Relative Addressing Data
upage	U-page (0FF00 _H ~0FFF _H) Offset Address
n	Table CALL Number (0~15)
+	Addition
x	Upper Nibble Expression in Opcode
у	Upper Nibble Expression in Opcode
-	Subtraction
×	Multiplication
1	Division
()	Contents Expression
	AND
V	OR
\oplus	Exclusive OR
~	NOT
~	Assignment / Transfer / Shift Left
\rightarrow	Shift Right
\leftrightarrow	Exchange
=	Equal
≠	Not Equal

B.2 Instruction Map

LOW HIGH	00000 00	00001 01	00010 02	00011 03	00100 04	00101 05	00110 06	00111 07	01000 08	01001 09	01010 0A	01011 0B	01100 0C	01101 0D	01110 0E	01111 0F
000	-	SET1 dp.bit	BBS A.bit,r el	BBS dp.bit, rel	ADC #imm	ADC dp	ADC dp+X	ADC !abs	ASL A	ASL dp	TCAL L 0	SETA 1 .bit	BIT dp	POP A	PUSH A	BRK
001	CLRC				SBC #imm	SBC dp	SBC dp+X	SBC !abs	ROL A	ROL dp	TCAL L 2	CLRA 1 .bit	COM dp	POP X	PUSH X	BRA rel
010	CLRG				CMP #imm	CMP dp	CMP dp+X	CMP !abs	LSR A	LSR dp	TCAL L 4	NOT1 M.bit	TST dp	POP Y	PUSH Y	PCAL L Upage
011	DI				OR #imm	OR dp	OR dp+X	OR !abs	ROR A	ROR dp	TCAL L 6	OR1 OR1B	CMPX dp	POP PSW	PUSH PSW	RET
100	CLRV				AND #imm	AND dp	AND dp+X	AND !abs	INC A	INC dp	TCAL L 8	AND1 AND1 B	CMPY dp	CBNE dp+X	TXSP	INC X
101	SETC				EOR #imm	EOR dp	EOR dp+X	EOR !abs	DEC A	DEC dp	TCAL L 10	EOR1 EOR1 B	DBNE dp	XMA dp+X	TSPX	DEC X
110	SETG				LDA #imm	LDA dp	LDA dp+X	LDA !abs	ТХА	LDY dp	TCAL L 12	LDC LDCB	LDX dp	LDX dp+Y	XCN	DAS
111	EI				LDM dp,#i mm	STA dp	STA dp+X	STA !abs	TAX	STY dp	TCAL L 14	STC M.bit	STX dp	STX dp+Y	ХАХ	STOP

LOW HIGH	10000 10	10001 11	10010 12	10011 13	10100 14	10101 15	10110 16	10111 17	11000 18	11001 19	11010 1A	11011 1B	11100 1C	11101 1D	11110 1E	11111 1F
000	BPL rel	CLR1 dp.bit	BBC A.bit,rel	BBC dp.bit,r el	ADC {X}	ADC !abs+ Y	ADC [dp+X]	ADC [dp]+Y	ASL !abs	ASL dp+X	TCAL L 1	JMP !abs	BIT !abs	ADD W dp	LDX #imm	JMP [!abs]
001	BVC rel				SBC {X}	SBC !abs+ Y	SBC [dp+X]	SBC [dp]+Y	ROL !abs	ROL dp+X	TCAL L 3	CALL !abs	TEST !abs	SUB W dp	LDY #imm	JMP [dp]
010	BCC rel				CMP {X}	CMP !abs+ Y	CMP [dp+X]	CMP [dp]+Y	LSR !abs	LSR dp+X	TCAL L 5	MUL	TCLR 1 !abs	CMP W dp	CMPX #imm	CALL [dp]
011	BNE rel				OR {X}	OR !abs+ Y	OR [dp+X]	OR [dp]+Y	ROR !abs	ROR dp+X	TCAL L 7	DBNE Y	CMPX !abs	LDYA dp	CMPY #imm	RETI
100	BMI rel				AND {X}	AND !abs+ Y	AND [dp+X]	AND [dp]+Y	INC !abs	INC dp+X	TCAL L 9	DIV	CMPY !abs	INCW dp	INC Y	TAY
101	BVS rel				EOR {X}	EOR !abs+ Y	EOR [dp+X]	EOR [dp]+Y	DEC !abs	DEC dp+X	TCAL L 11	XMA {X}	XMA dp	DEC W dp	DEC Y	TYA
110	BCS rel				LDA {X}	LDA !abs+ Y	LDA [dp+X]	LDA [dp]+Y	LDY !abs	LDY dp+X	TCAL L 13	LDA {X}+	LDX !abs	STYA dp	XAY	DAA
111	BEQ rel				STA {X}	STA !abs+ Y	STA [dp+X]	STA [dp]+Y	STY !abs	STY dp+X	TCAL L 15	STA {X}+	STX !abs	CBNE dp	хүх	NOP

B.3 Instruction Set

Arithmetic / Logic Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	ADC #imm	04	2	2		
2	ADC dp	05	2	3		
3	ADC dp + X	06	2	4		
4	ADC !abs	07	3	4	Add with carry.	
5	ADC !abs + Y	15	3	5	$A \leftarrow (A) + (M) + C$	NVH-ZC
6	ADC [dp + X]	16	2	6		
7	ADC [dp]+Y	17	2	6		
8	ADC {X}	14	1	3		
9	AND #imm	84	2	2		
10	AND dp	85	2	3		
11	AND dp + X	86	2	4		
12	AND !abs	87	3	4	Logical AND	
13	AND !abs + Y	95	3	5	$A \leftarrow (A) \land (M)$	NZ-
14	AND [dp + X]	96	2	6		
15	AND [dp]+Y	97	2	6		
16	AND {X}	94	1	3		
17	ASL A	08	1	2	Arithmetic shift left	
18	ASL dp	09	2	4		
19	ASL dp + X	19	2	5	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	NZC
20	ASL !abs	18	3	5		
21	CMP #imm	44	2	2		
22	CMP dp	45	2	3		
23	CMP dp + X	46	2	4		
24	CMP !abs	47	3	4	Compare accumulator contents with memory contents	
25	CMP !abs + Y	55	3	5	(A) - (M)	NZC
26	CMP [dp + X]	56	2	6		
27	CMP [dp]+Y	57	2	6		
28	CMP {X}	54	1	3		
29	CMPX #imm	5E	2	2		
30	CMPX dp	6C	2	3	Compare X contents with memory contents (X) - (M)	NZC
31	CMPX !abs	7C	3	4		
32	CMPY #imm	7E	2	2		
33	CMPY dp	8C	2	3	Compare Y contents with memory contents $(Y) = (M)$	NZC
34	CMPY !abs	9C	3	4	- (Y)-(M)	
35	COM dp	2C	2	4	1'S Complement :(dp)← ~(dp)	NZ-
36	DAA	DF	1	3	Decimal adjust for addition	NZC
37	DAS	CF	1	3	Decimal adjust for subtraction	NZC

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
38	DEC A	A8	1	2		
39	DEC dp	A9	2	4		
40	DEC dp + X	В9	2	5	Decrement	
41	DEC !abs	B8	3	5	M ← (M) - 1	NZ-
42	DEC X	AF	1	2		
43	DEC Y	BE	1	2		
44	DIV	9B	1	12	Divide : YA / X Q: A, R: Y	NVH-Z-
45	EOR #imm	A4	2	2		
46	EOR dp	A5	2	3		
47	EOR dp + X	A6	2	4		
48	EOR !abs	A7	3	4	Exclusive OR	
49	EOR !abs + Y	B5	3	5	$A \leftarrow (A) \oplus (M)$	NZ-
50	EOR [dp + X]	B6	2	6		
51	EOR [dp]+Y	B7	2	6		
52	EOR {X}	B4	1	3		
53	INC A	88	1	2		NZC
54	INC dp	89	2	4		
55	INC dp + X	99	2	5	Increment	
56	INC labs	98	3	5	M ← (M) + 1	NZ-
57	INC X	8F	1	2		
58	INC Y	9E	1	2		
59	LSR A	48	1	2	Logical skift right	
60	LSR dp	49	2	4	Logical shift right	
61	LSR dp + X	59	2	5	$\begin{array}{c} 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \\ \text{``0''} \rightarrow \hline \rightarrow $	NZC
62	LSR !abs	58	3	5		
63	MUL	5B	1	9	Multiply : $YA \leftarrow Y \times A$	NZ-
64	OR #imm	64	2	2		
65	OR dp	65	2	3		
66	OR dp + X	66	2	4		
67	OR labs	67	3	4	Logical OR	
68	OR !abs + Y	75	3	5	$A \leftarrow (A) \lor (M)$	NZ-
69	OR [dp + X]	76	2	6		
70	OR [dp]+Y	77	2	6		
71	OR {X}	74	1	3		
72	ROL A	28	1	2	Datata laft there are Dama	
73	ROL dp	29	2	4	Rotate left through Carry C 7 6 5 4 3 2 1 0	
74	ROL dp + X	39	2	5		NZC
75	ROL labs	38	3	5		

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
76	ROR A	68	1	2	Detate right through Corry	
77	ROR dp	69	2	4	Rotate right through Carry 7 6 5 4 3 2 1 0 C	
78	ROR dp + X	79	2	5		NZC
79	ROR !abs	78	3	5		
80	SBC #imm	24	2	2		
81	SBC dp	25	2	3		
82	SBC dp + X	26	2	4		
83	SBC !abs	27	3	4	Subtract with Carry	
84	SBC !abs + Y	35	3	5	$A \leftarrow (A) - (M) - \mathbf{\langle C})$	NVHZC
85	SBC [dp + X]	36	2	6		
86	SBC [dp]+Y	37	2	6		
87	SBC {X}	34	1	3		
88	TST dp	4C	2	3	Test memory contents for negative or zero, (dp) - 00_{H}	NZ-
89	XCN	CE	1	5	Exchange nibbles within the accumulator $A_7 \sim A_4 \leftrightarrow A_3 \sim A_0$	NZ-

Register / Memory Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	LDA #imm	C4	2	2		
2	LDA dp	C5	2	3		
3	LDA dp + X	C6	2	4		
4	LDA !abs	C7	3	4	Load accumulator	
5	LDA !abs + Y	D5	3	5	$A \leftarrow (M)$	NZ-
6	LDA [dp + X]	D6	2	6		
7	LDA [dp]+Y	D7	2	6		
8	LDA {X}	D4	1	3		
9	LDA { X }+	DB	1	4	X- register auto-increment : A \leftarrow (M) , X \leftarrow X + 1	
10	LDM dp,#imm	E4	3	5	Load memory with immediate data : (M) \leftarrow imm	
11	LDX #imm	1E	2	2		
12	LDX dp	СС	2	3	Load X-register	
13	LDX dp + Y	CD	2	4	$X \leftarrow (M)$	NZ-
14	LDX !abs	DC	3	4		
15	LDY #imm	3E	2	2		
16	LDY dp	C9	2	3	Load Y-register	
17	LDY dp + X	D9	2	4	$Y \leftarrow (M)$	NZ-
18	LDY !abs	D8	3	4		
19	STA dp	E5	2	4		
20	STA dp + X	E6	2	5		
21	STA !abs	E7	3	5		
22	STA !abs + Y	F5	3	6	Store accumulator contents in memory $(M) \leftarrow A$	
23	STA [dp + X]	F6	2	7		
24	STA [dp]+Y	F7	2	7		
25	STA {X}	F4	1	4		
26	STA { X }+	FB	1	4	X- register auto-increment : (M) \leftarrow A, X \leftarrow X + 1	
27	STX dp	EC	2	4		
28	STX dp + Y	ED	2	5	Store X-register contents in memory (M) \leftarrow X	
29	STX !abs	FC	3	5		
30	STY dp	E9	2	4		
31	STY dp + X	F9	2	5	Store Y-register contents in memory (M) ← Y	
32	STY !abs	F8	3	5		
33	ТАХ	E8	1	2	Transfer accumulator contents to X-register : $X \leftarrow A$	NZ-
34	ТАҮ	9F	1	2	Transfer accumulator contents to Y-register : $Y \leftarrow A$	NZ-
35	TSPX	AE	1	2	Transfer stack-pointer contents to X-register : $X \leftarrow sp$	NZ-
36	ТХА	C8	1	2	Transfer X-register contents to accumulator: $A \leftarrow X$	NZ-
37	TXSP	8E	1	2	Transfer X-register contents to stack-pointer: sp \leftarrow X	NZ-
38	TYA	BF	1	2	Transfer Y-register contents to accumulator: $A \leftarrow Y$	NZ-

39	XAX	EE	1	4	Exchange X-register contents with accumulator :X \leftrightarrow A	
40	ХАҮ	DE	1	4	Exchange Y-register contents with accumulator :Y \leftrightarrow A	
41	XMA dp	BC	2	5		
42	XMA dp+X	AD	2	6	Exchange memory contents with accumulator $(M) \leftrightarrow A$	NZ-
43	XMA {X}	BB	1	5		
44	XYX	FE	1	4	Exchange X-register contents with Y-register : $X\leftrightarrowY$	

16-BIT operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	ADDW dp	1D	2	5	16-Bits add without Carry YA ← (YA) (dp +1) (dp)	NVH-ZC
2	CMPW dp	5D	2	4	Compare YA contents with memory pair contents : (YA) – (dp+1)(dp)	NZC
3	DECW dp	BD	2	6	Decrement memory pair (dp+1)(dp) \leftarrow (dp+1) (dp) - 1	NZ-
4	INCW dp	9D	2	6	Increment memory pair $(dp+1)(dp) \leftarrow (dp+1)(dp) + 1$	NZ-
5	LDYA dp	7D	2	5	Load YA YA ← (dp +1)(dp)	NZ-
6	STYA dp	DD	2	5	Store YA (dp +1) (dp) ← YA	
7	SUBW dp	3D	2	5	16-Bits subtract without carry $YA \leftarrow (YA) - (dp + 1) (dp)$	NVH-ZC

Bit Manipulation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	AND1 M.bit	8B	3	4	Bit AND C-flag $: C \leftarrow (C) \land (M.bit)$	C
2	AND1B M.bit	8B	3	4	Bit AND C-flag and NOT $: C \leftarrow (C) \land \sim (M .bit)$	C
3	BIT dp	0C	2	4	Bit test A with memory :	
4	BIT !abs	1C	3	5	$Z \leftarrow (A) \land (M), \ N \leftarrow (M_7), \ V \leftarrow (M_6)$	MMZ-
5	CLR1 dp.bit	y1	2	4	Clear bit : (M.bit) ← "0"	
6	CLRA1 A.bit	2B	2	2	Clear A bit ∶(A.bit)← "0"	
7	CLRC	20	1	2	Clear C-flag ∶ C ← "0"	0
8	CLRG	40	1	2	Clear G-flag : G ← "0"	0
9	CLRV	80	1	2	Clear V-flag ∶ V ← "0"	-00
10	EOR1 M.bit	AB	3	5	Bit exclusive-OR C-flag $: C \leftarrow (C) \oplus (M.bit)$	C
11	EOR1B M.bit	AB	3	5	Bit exclusive-OR C-flag and NOT : C \leftarrow (C) \oplus ~(M .bit)	C
12	LDC M.bit	СВ	3	4	Load C-flag $: C \leftarrow (M.bit)$	C
13	LDCB M.bit	СВ	3	4	Load C-flag with NOT $: C \leftarrow \sim (M . bit)$	C
14	NOT1 M.bit	4B	3	5	Bit complement : (M .bit) \leftarrow ~(M .bit)	

15	OR1 M.bit	6B	3	5	Bit OR C-flag $: C \leftarrow (C) \lor (M.bit)$	C
16	OR1B M.bit	6B	3	5	Bit OR C-flag and NOT $: C \leftarrow (C) \lor \sim (M .bit)$	C
17	SET1 dp.bit	x1	2	4	Set bit : (M.bit) ← "1"	
18	SETA1 A.bit	0B	2	2	Set A bit :(A.bit)← "1"	
19	SETC	A0	1	2	Set C-flag : C ← "1"	1
20	SETG	C0	1	2	Set G-flag ∶ G ← "1"	1
21	STC M.bit	EB	3	6	Store C-flag : (M .bit) ← C	
22	TCLR1 !abs	5C	3	6	Test and clear bits with A : A - (M) , (M) \leftarrow (M) \wedge ~(A)	NZ-
23	TSET1 !abs	3C	3	6	Test and set bits with A : A - (M), (M) \leftarrow (M) \vee (A)	NZ-

Branch / Jump Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	BBC A.bit,rel	y2	2	4/6	Branch if bit clear :	
2	BBC dp.bit,rel	у3	3	5/7	if (bit) = 0, then $pc \leftarrow (pc) + rel$	
3	BBS A.bit,rel	x2	2	4/6	Branch if bit set :	
4	BBS dp.bit,rel	x3	3	5/7	if (bit) = 1, then $pc \leftarrow (pc) + rel$	
5	BCC rel	50	2	2/4	Branch if carry bit clear if (C) = 0 , then $pc \leftarrow (pc) + rel$	
6	BCS rel	D0	2	2/4	Branch if carry bit set if (C) = 1 , then $pc \leftarrow (pc) + rel$	
7	BEQ rel	F0	2	2/4	Branch if equal if (Z) = 1 , then $pc \leftarrow (pc) + rel$	
8	BMI rel	90	2	2/4	Branch if minus if (N) = 1 , then $pc \leftarrow (pc) + rel$	
9	BNE rel	70	2	2/4	Branch if not equal if (Z) = 0 , then $pc \leftarrow (pc) + rel$	
10	BPL rel	10	2	2/4	Branch if plus if (N) = 0, then $pc \leftarrow (pc) + rel$	
11	BRA rel	2F	2	4	Branch always $pc \leftarrow (pc) + rel$	
12	BVC rel	30	2	2/4	Branch if overflow bit clear if (V) = 0 , then $pc \leftarrow (pc) + rel$	
13	BVS rel	В0	2	2/4	Branch if overflow bit set if (V) = 1 , then $pc \leftarrow (pc) + rel$	
14	CALL !abs	3B	3	8	Subroutine call	
15	CALL [dp]	5F	2	8	$ \begin{array}{l} M(sp)\leftarrow(pc_{H}),sp\leftarrowsp-1, M(sp)\leftarrow(pc_{L}), sp\leftarrowsp-1, \\ if !abs, pc\leftarrowabs ; if [dp], pc_{L}\leftarrow(dp), pc_{H}\leftarrow(dp+1) . \end{array} $	
16	CBNE dp,rel	FD	3	5/7	Compare and branch if not equal :	
17	CBNE dp+X,rel	8D	3	6/8	if (A) \neq (M), then pc \leftarrow (pc) + rel.	
18	DBNE dp,rel	AC	3	5/7	Decrement and branch if not equal :	
19	DBNE Y,rel	7B	2	4/6	if (M) \neq 0, then pc \leftarrow (pc) + rel.	
20	JMP !abs	1B	3	3		
21	JMP [!abs]	1F	3	5	Unconditional jump pc ← jump address	
22	JMP [dp]	3F	2	4		
23	PCALL upage	4F	2	6	U-page call M(sp) ←(pc _H), sp ←sp - 1, M(sp) ← (pc _L), sp ← sp - 1, pc _L ← (upage), pc _H ← "0FF _H ".	
24	TCALL n	nA	1	8	Table call : (sp) \leftarrow (pc _H), sp \leftarrow sp - 1,M(sp) \leftarrow (pc _L),sp \leftarrow sp - 1,pc _L \leftarrow (Table vector L), pc _H \leftarrow (Table vector H)	

Control Operation & Etc.

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	BRK	0F	1	8	$\begin{array}{l} \text{Software interrupt}: B \leftarrow ``1", M(sp) \leftarrow (pc_{H}), \ sp \leftarrow sp-1, \\ M(s) \leftarrow (pc_{L}), \ sp \leftarrow sp - 1, \ M(sp) \leftarrow (PSW), \ sp \leftarrow \ sp - 1, \\ 1, \\ pc_{L} \leftarrow (\ OFFDE_{H}), \ pc_{H} \leftarrow (\ OFFDF_{H}). \end{array}$	1-0
2	DI	60	1	3	Disable all interrupts $: I \leftarrow "0"$	0
3	EI	E0	1	3	Enable all interrupt : $I \leftarrow "1"$	1
4	NOP	FF	1	2	No operation	
5	POP A	0D	1	4	$sp \leftarrow sp + 1, A \leftarrow M(sp)$	
6	POP X	2D	1	4	$sp \leftarrow sp + 1, X \leftarrow M(sp)$	
7	POP Y	4D	1	4	$sp \leftarrow sp + 1, Y \leftarrow M(sp)$	
8	POP PSW	6D	1	4	$sp \leftarrow sp + 1, PSW \leftarrow M(sp)$	restored
9	PUSH A	0E	1	4	$M(sp) \leftarrow A, sp \leftarrow sp - 1$	
10	PUSH X	2E	1	4	$M(sp) \leftarrow X$, $sp \leftarrow sp - 1$	
11	PUSH Y	4E	1	4	$M(sp) \leftarrow Y, sp \leftarrow sp - 1$	
12	PUSH PSW	6E	1	4	$M(sp) \leftarrow PSW$, $sp \leftarrow sp - 1$	
13	RET	6F	1	5	Return from subroutine sp \leftarrow sp +1, pc _L \leftarrow M(sp), sp \leftarrow sp +1, pc _H \leftarrow M(sp)	
14	RETI	7F	1	6	Return from interrupt sp \leftarrow sp +1, PSW \leftarrow M(sp), sp \leftarrow sp + 1, pc _L \leftarrow M(sp), sp \leftarrow sp + 1, pc _H \leftarrow M(sp)	restored
15	STOP	EF	1	3	Stop mode (halt CPU, stop oscillator)	

C. SOFTWARE EXAMPLE

; Title: ; Company ; Content	y: ts:	GMS81C7216/7010 MagnaChip Semio LCD DISPLAY & I	**************************************
, ;*******	DEFINE	I/O PORT & FUN	NCTION REGISTER ADDRESS ********
; R0 R1 R2 R3 R4 R5 ;	EQU EQU EQU EQU EQU	0C0H 0C1H 0C2H 0C3H 0C4H 0C5H	<pre>;port R0 register ;port R1 register ;port R2 register ;port R3 register ;port R4 register ;port R5 register</pre>
RODD R1DD R2DD R3DD R4DD R5DD	EQU EQU EQU EQU EQU EQU	0C8H 0C9H 0CAH 0CBH 0CCH 0CDH	;port R0 data I/O direction register ;port R1 data I/O direction register ;port R2 data I/O direction register ;port R3 data I/O direction register ;port R4 data I/O direction register ;port R5 data I/O direction register
, ROPU R1PU R2PU R3PU ;	EQU EQU EQU EQU	0D0H 0D1H 0D2H 0D3H	;port R0 Pull-up selection register ;port R1 Pull-up selection register ;port R2 Pull-up selection register ;port R3 Pull-up selection register
ROCR R1CR R2CR R3CR ;	EQU EQU EQU EQU	0D4H 0D5H 0D6H 0D7H	;port R0 Type selection register ;port R1 Type selection register ;port R2 Type selection register ;port R3 Type selection register
IEDS PMR IENL IENH IRQL IRQH	EQU EQU EQU EQU EQU	0D8H 0D9H 0DAH 0DBH 0DCH 0DDH	<pre>;External interrupt edge selection register ;Alternative port mode register ;int. enable register low ;int. enable register high ;int. request flag register low ;int. request flag register high</pre>
SLPR WDTR	EQU EQU	0deh 0dfh	;sleep mode register ;Watchdog timer register
TM0 TDR0 TM1 TDR1 T1PPR T1PDR PWM0HR TM2 TDR2 TM3 TDR3 T3PPR T3PDR PWM1HR	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	0E0H 0E1H 0E2H 0E3H 0E4H 0E5H 0E6H 0E6H 0E8H 0E9H 0E9H 0E9H 0EAH 0EBH	<pre>;Timer 0 mode register ;Timer 1 mode register ;Timer 1 mode register ;Timer 1 data register ;PWM0 period register ;Timer 1 pulse duty register ;Timer 2 mode register ;Timer 2 data register ;Timer 3 mode register ;Timer 3 data register ;Timer 3 pulse duty register ;PWM1 high register</pre>
ADCM ADR WTMR	EQU EQU EQU	0ECH 0EDH 0EFH	;ADC mode register ;ADC result data register ;Watch timer mode register
KSMR LCDM LCDPM RPR BITR CKCTLR SCMR PFDR	EQU EQU EQU EQU EQU EQU EQU	0F0H 0F1H 0F2H 0F3H 0F4H 0F4H 0F5H 0FBH	<pre>;Key scan mode register ;LCD mode register ;LCD port mode register ;RAM paging register ;Basic interval timer data register ;Clock control register ;System clock mode register ;Power fail detector</pre>
BUR SMR SIOD ;	EQU EQU EQU	OFDH OFEH OFFH	;buzzer data register ;Serial mode register ;Serial data buffer register
;******* ; R_SAVEMACI		DEFINITION	**************************************

GMS81C7208/7216

PUSH	A		
PUSH ENDM	JSH Y	X	
; R_RSTRMACI POP POP POP ENDM	RO Y X A	;Rest	ore Register from Stacks
; *******	*** COI	NSTANT DEFINITION ***	* * * * * * *
;	RAI	M ALLOCATION	* * * * * * * * * * * * * * * * * * *
TEMPO TEMP1 TEMP2 FLAG1	DS DS DS DS	1 1 1 1	
KEYONF ACTKEY	EQU EQU EQU EQU	1,FLAG1 2,FLAG1 3,FLAG1 4,FLAG1 5,FLAG1 6,FLAG1	;SET RPTEN(REPEAT KEY ENABLE) AFTER 1 SEC. ;KEYSCAN ;AT ONCE, KEY VALID ;MODE 3 (PORT TOGGLE) ;INSIDE & OUTSIDE TEMP. DUAL DISPLAY ;INSIDE TEMP or OUTSIDE TEMP.
FLAG2 F200MS F_1MIN LPM RPM	DS EQU EQU EQU EQU EQU	1 0,FLAG2 1,FLAG2 2,FLAG2 3,FLAG2 4,FLAG2	;WTIMER ;LEFT TIME PM FLAG ;RIGHT TIME PM FLAG
STATUS RPTKEY F_CLOCK F_ON	DS EQU EQU EQU	1 7,STATUS 6,STATUS 0,STATUS	
DISPSIGN DISPRAM DISPRAM1	DS DS DS	1 1 4	;TEMP. ;LEFT TIME, RIGHT TIME
ONDO LHOUR LMINUTE RHOUR RMINUTE TIMESET TSFLAG TSLPM TSRPM BLINKCNT	DS DS DS DS DS DS EQU EQU DS	2 1 1 1 4 1 0,TSFLAG 1,TSFLAG 1	;LEFT WATCH COUNT ;RIGHT WATCH COUNT BUF. ;WATCH SET BUFFER ;TIME SET LEFT PM ;TIME SET RIGHT PM ;BLINK COUNTER 0~250 LOOP
; NEWKY OLDKY PORTDT KEYNM KEYDT TOTLKY CHATFL ROBUF	DS DS DS DS DS DS DS DS	1 1 1 1 1 1 1 1	
DGTCNT MODE SUBMODE BSCTIME	DS DS DS DS	1 1 1 1	
TEMPCNT HZCNT	DS DS	1 1	
PWMF PERIOD	DS EQU	1 0,PWMF	
; INT	FERRUPT	VECTOR TABLE	**************************************

ORG

;

OFFEOH NOT_USED NOT_USED ; Timer-3 DW ; Timer-2 DW DW WTIMER ; Watch Timer WTIMER INT_AD NOT_USED NOT_USED NOT_USED NOT_USED TIMER1 DW ; A/D CON. ; Serial I/O DW ; Not used ; Not used DW DW ; Int.2 ; Timer-1 DW DW DW TIMER0 ; Timer-0 DW INT1 ; Int.1 INIU ; I NOT_USED; Watch Dog Timer NOT_USED; BIT INT_KEY ; Ke RESET ; Ke DW ; Int.0 DW DW DW ; Key Scan(Only GMS81C7008/7016) ; Reset DW MATN PROGRAM * * * * * * * ; 0C000H ORG ; Program Start Address ;ORG 0E000H ; 8K ROM VERSION WDTR,#0 RESET: T.DM LDM RPR,#1 CLRG LDX #0 RAMCLR: LDA #0 ;RAM Clear(!0000H->!00BFH) ;M(X) <- A, then X <- X+1 ;X = #0C0H ? STA $\{X\} +$ CMPX #0C0H BNE RAMCLR SETG #0 LDX RAMCLR1: #0 ;RAM Clear(!0100H->!011AH) LDA ;M(X) <- A, then X <- X+1 ;X = #01BH ? STA $\{X\} +$ CMPX #1BH BNE RAMCLR1 CLRG LDX #OFFH ;Stack Pointer Initial TXSP ;SP. <- #0FFH ;******* USER RAM INITIALIZE ********* ; MODE,#4 LDM ; LDM SUBMODE,#1 ; SET1 LPM ;KST PM 12:00 JUST NOON LDM LHOUR,#12H LDM LMINUTE,#00H ;UTC AM 03:00 T-DM RHOUR, #03H RMINUTE,#00H T-DM SET1 OUTSIDE SET1 F ON ; POWER ON ;********* PORT INITIALIZE *********** ;SEG0~SEG23 are used LCDPM,#0 T-DM ;I/O Port Data Clea ;I/O Port Data Clear R0,#0 R1,#0 R2,#0 T₁DM LDM LDM LDM R3,#0 R0DD,#1111_0001B R1DD,#0000_0000B R2DD,#0000_0000B R3DD,#0000_0100B R2PU,#0000_1111B T-DM ;R05,R06,R07: output for Keyscan T-DM T-DM ;R20~R23: input for keyscan LDM LDM ;R20~R23 pull-up active ;***** CONTROL REGISTER INITIALIZE ***** ;WAKE UP TIME = 0.0625 sec ;(1/32768)*8*256 = 0.0625sec ;8us x (249+1) = 2ms ;8BIT Timer,8us,Start Count-up ;2us x (249+1) = 500us CKCTLR,#0 T-DM TDR0,#249 LDM TM0,#0000_1111B TDR1,#249 LDM LDM TM1,#0000_1111B TM3,#1010_1011B ;Timer1(8bit),32us,Start Count-up LDM LDM

		T3PPR,#99	
	LDM LDM	T3PDR,#50 PWM1HR,#00H	
	LDM	PMR,#80H	
	LDM LDM	IRQH,#0 IRQL,#0	;Clear All Interrupts Requeat Flags
	LDM LDM	IENL,#1111_1111B	; INT2, ADC, WT, T2, T3
	LDM LDM	IENL, #1111_111B IENH, #1111_111B IEDS, #0001_0101B	;BIT,WDT,INT0,INT1,T0,T1 ;External Int. Falling edge select
	LDM	KSMR, #0000_0001B WTMR, #48H	;R10 KEY INTERRUPT
	LDM LDM	WTMR,#48H LCDM,#70H	;ENABLE WT COUNTER, 2Hz, SELECT SUBCLOCK ;CLK=fsub/64, 1/4duty, internal Bias
		SCMR,#0	;1/2, MAIN OSC.
	EI ;		;Enable Interrupts
LOOP:	BBC	KEYONF, EXE1	;TEST IF KEY IS PRESSED
		KEYDECODE KEYONF	;CLEAR KEY FLAG
EXE1:	DDC	F20MS,NEXT1	
		F20MS, NEXII F20MS	
	; ;****	EVERY 20MS****	
	;	MODERVE	ADDRESS DE ADE NU MEMADU
		MODEEXE MODE1EXE	;SETTING DISPLAY MEMORY ;DURING CLOCK,
	CALL	MODE3EXE	
	CALL	LCDDGT LCDDOT	;7-Segments Display ;Dot Display
	CALL	ADCEXE	;ADC execution
	CALL	LKEYSCAN	
NEXT1:	BBC	F200MS,ELOOP	
		F200MS	
		EVERY 200MS*****	
	; CALL	WIND	
	ОПШШ		
ELOOP:			
ELOOP:			;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1	F_ON,EXE2 R0.7 R0.6	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1	F_ON,EXE2 R0.7 R0.6 R0.5	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 CLR1 STOP	F_ON,EXE2 R0.7 R0.6	;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 CLR1 STOP NOP	F_ON,EXE2 R0.7 R0.6 R0.5	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 STOP NOP NOP IF	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN]	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 STOP NOP NOP IF CLR1	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 STOP NOP NOP IF CLR1	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 CAL1	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY
ELOOP:	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display
ELOOP: EXE2:	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 ENDIF CALL	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display
EXE2:	BBS CLR1 CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 ENDIF CALL JMP	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display
EXE2:	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 CAL1 ENDIF CALL JMP	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display
EXE2: ; ;*******	BBS CLR1 CLR1 CLR1 STOP NOP IF CAL1 CAL1 CAL1 ENDIF CALL JMP	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display
EXE2: ; ;*******	BBS CLR1 CLR1 CLR1 STOP NOP IF CAL1 CAL1 CAL1 ENDIF CALL JMP ******** R SAVE	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display
EXE2:	BBS CLR1 CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 CAL1 CAL1 ENDIF CALL JMP	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display ;Dot Display ************************************
EXE2:	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 CAL1 CAL1 CAL1 JMP ******** R_SAVE CLRG CALL R_RSTF	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP MERO,INTERRUPT ROUTINE MAKE10MS	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display
EXE2:	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 CAL1 ENDIF CALL JMP	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP MERO,INTERRUPT ROUTINE MAKE10MS	;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;7-Segments Display ;Dot Display ;Dot Display ************************************
EXE2: ; ********* ; ********* ; TIMER0: ;	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 ENDIF CALL JMP ******** R SAVE CLRG CALL R RSTF RETI	F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP	<pre>;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;T-Segments Display ;Dot Display ;Dot Display ;Dot Display ************************************</pre>
EXE2: ; ********* ; ******** ; TIMER0: ; ********	BBS CLR1 CLR1 CLR1 STOP NOP IF CAL1 CAL1 CAL1 CAL1 CAL1 CAL1 FNDIF CALL JMP ******** R SAVE CLRG CALL R SAVE CLRG CAL1 R SAVE	<pre>F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LCDDOT LCOP ************************************</pre>	<pre>;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR Display ;Dot Display ************************************</pre>
EXE2: ;;******** ; ;********* ; TIMER0: ; ;*********	BBS CLR1 CLR1 CLR1 STOP NOP IF CAL1 CAL1 CAL1 CAL1 ENDIF CALL JMP ********* R SAVE CIRG CALL R SSTF RETI	<pre>F_ON, EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP **********************************</pre>	<pre>;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ; Tore Display ;Dot Display ;Dot Display ;Dot Display ;Save Registers to Stacks ;Set every 10ms ;Restore Registers from Stacks ;</pre>
EXE2: ; ********* ; ******** ; TIMER0: ; ********	BBS CLR1 CLR1 CLR1 STOP NOP IF CAL1 CAL1 CAL1 CAL1 CAL1 CAL1 FNDIF CALL JMP ******** R SAVE CLRG CALL R SAVE CLRG CAL1 R SAVE	<pre>F_ON, EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LKEYSCAN LOOP **********************************</pre>	<pre>;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ; Tore Display ;Dot Display ;Dot Display ;Dot Display ;Save Registers to Stacks ;Set every 10ms ;Restore Registers from Stacks ;</pre>
EXE2: ;;******** ; ;********* ; TIMER0: ; ;*********	BBS CLR1 CLR1 CLR1 STOP NOP IF CLR1 CAL1 CAL1 CAL1 ENDIF CALL JMP ******** R SAVE CLRG CALL R RSTF RETI *********	<pre>F_ON,EXE2 R0.7 R0.6 R0.5 R0.4 [F_1MIN] F_1MIN MODEEXE LCDDGT LCDDOT LCDDOT LCEVEX LCOP ************************************</pre>	<pre>;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ;FOR WAKE-UP BY NEXT KEY ; Tore Display ;Dot Display ;Dot Display ;Dot Display ;Save Registers to Stacks ;Set every 10ms ;Restore Registers from Stacks ;</pre>

	******	****	* * * * * * * * * * * * * * * * * * * *
* * * * * * * * *		CH TIMER 4Hz	****
TIMER:	R_SAVE CLRG NOT1	R0.0	
	CMP BNE LDM SET1	HZCNT HZCNT #120 WT5 HZCNT,#0 F_1MIN INC1MIN	
T5:	R_RSTR RETI		
	POR	T INTERRUPT	***************************************
NT_KEY:	R_SAVE CIRG BBS BBS LDX LDM	CHATFL.7,IK8 F ON,IK8 #3 KSMR,#0	;MAKE R10 TO BE NORMAL INPUT
W: W2: W3:	LDY LDA DEC	#2 #8 A WW3 Y WW2	;24ms wait
	ROR	R1 A IK8 X WW	;READ R10
K8:	LDM SET1 LDM LDM R_RSTR RETI	SCMR,#0 F_ON CHATFL.7 OLDKY,#0CH KSMR,#1	;MAIN OSC.
* * * * * * * * * *	EXT	ERNAL INTERRUPT 0	***************************************
NTO:	R_SAVE CLRG R_RSTR RETI		
* * * * * * * * * *	EXT	ERNAL INTERRUPT 1	***************************************
NT1:	CLRG RETI		
	ADC	INTERRUPT	***************************************

; Subject: LCDDGT DGTCNT (DIGIT COUNTER) Entry: ; X (START ADDRESS) ; Output SEG_PORT (SEG0~SEG23) Output COM_PORT (COM0~COM3) Output: ; ; , UUT;************ ; EXAMPLE) DGTCNT=9 ; Т X=LMINUTE i---i i---i i - - - i i --- i + ; * LMINUTE+1 LMINUTE ; , LMINUTE+1 ****** LCDDGT: LDM DGTCNT,#9 #DISPRAM LDX GOLCD: LDA {X} PUSH X if [DGTCNT.0] ;WHEN DIGIT IS EVEN NUMBER, AND #0F0H ;WHEN DIGIT IS ODD NUMBER, XCN LCDDSP HIGHER 4 NIBBLE IS DISPLAYED CALL POP Х else AND #0FH ;LOWER 4 NIBBLE IS DISPLAYED CALL LCDDSP POP Х INC Х endif DGTCNT DEC BPL GOLCD RET , ********* ONE DIGIT DISPLAY ********** LCDDSP: TAY ; ;***** ZERO SURPRESS TO BLANK ***** ; IF A=0 THEN SURPRESS BNE GOCONT DGTCNT T.DA CMP #9 BEQ BLNK CMP #7 BEQ BLNK CMP #3 BEQ BLNK GOCONT BRÃ BLNK: LDY #OAH GOCONT: LDA !FONT+Y ;LOAD FONT DATA STORE 7-SEG FONT SHIFT COUNTER INITIALIZE GET OFFSET LCD ADDRESS FOR DGTCNT STA TEMP0 LDM TEMP2,#7 T.DY DGTCNT LDA #14 MUL TAY DPL1: LDA !FONTD0+Y ;GET LCD RAM ADDRESS ;STORE LCD RAM ADDRESS ;INCREMENT POINTER TAX INC Y ;GET BIT POSITION ;STORE BIT POSITION LDA !FONTD0+Y STA TEMP1 ROR TEMP0 BCS DPL3 LDA #OFFH ;CLEAR BIT DISPLAY RAM ROL А TEMP1 DEC BPT. \$-3 SETG AND {X} BRA DPĹ5 DPL3: LDA #00H ;SET BIT DISPLAY RAM ROL А TEMP1 DEC BPL \$-3 SETG OR {X} DPL5: STA {X}

	CLRG INC DBNE RET	Y TEMP2,DPL1								
FONTD0 FONTD1 FONTD2 FONTD3 FONTD4 FONTD5 FONTD6 FONTD6 FONTD7 FONTD8 FONTD9 ;	DB DB DB DB DB DB DB DB	13H, 1H, 13H, 2 12H, 1H, 12H, 2 06H, 1H, 06H, 2 80H, 0H, 01H, 1 02H, 1H, 02H, 2 09H, 1H, 15H, 1 14H, 1H, 14H, 2 80H, 0H, 08H, 2 0BH, 2H, 0BH, 0 0FH, 2H, 0FH, 0	2H, 12H, 0H, 2H, 06H, 0H, H, 01H, 1H, 2H, 02H, 0H, H, 09H, 0H, 2H, 14H, 0H, 2H, 08H, 2H, 0H, 0BH, 3H,	12H, 3H, 06H, 3H, 80H, 0H, 02H, 3H, 09H, 3H, 14H, 3H, 80H, 0H, 0BH, 1H,	05H, 01H, 80H, 15H, 16H, 00H, 80H, 17H,	3H 3H 0H 3H 0H 3H 0H 1H	,05H,2H ,01H,2H ,80H,0H ,15H,2H ,16H,1H ,00H,2H ,80H,0H ,17H,0H	H,05H, H,01H, H,80H, H,15H, H,09H, H,00H, H,80H, H,17H,	0H 0H 0H 2H 0H 0H 3H	; RMINUTE0 ; RMINUTE1 ; RHOUR0 ; RHOUR1 ; LMINUTE0 ; LMINUTE1 ; LHOUR0 ; LHOUR1 ; ONDO0 ; ONDO1
;****** ;		*********** EGMENT PATTE		* * * * * * *	****	* * :	* * * * * * *	*****	****	*
;;;;;;		f g b e c d .h								* * * *
,		***************		* * * * * * *						
; Font	Segment: DB DB DB	0000 0101	1111B 0110B 1011B	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	0 1 2	,	display "0"	נם זים	-gru	NUMBEL
	DB DB DB DB DB DB DB DB DB DB	0110 0110 0111 0000 0111 0110 0000	1111B 0110B 1101B 1101B 0111B 1111B 1111B 0000B 0000B	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	6 7 8 9		"8" "9" "BLANK' "BAR"	,		
LCOLON RCOLON C RAM LAM LAM UTSIDE INSIDE S1 SNOW SAVE	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	2,116H 2,10EH 2,107H 0,111H 1,10EH 0,10EH 1,108H 3,108H 1,104H 0,107H 2,10AH 3,10AH 3,10AH								
; LCDDOT:	SETC STC STC STC STC	_LCOLON _S1 _ONDO _C								
	LDCB STC LDCB STC	F_ON SAVE DUAL_T _RCOLON								
	LDC STC LDCB STC	LPM _LPM _LPM _LAM								
	IF ldc stc ldcb stc	[DUAL_T]== RPM RPM RPM _RAM	=0	;AM,E	°M SE	TT:	ING			
	ELSE LDCB STC	DUAL_T _RPM		; TURN	I OFF	TI	HE AM,	PM		

STC RAM ENDIF LDC OUTSIDE STC OUTSIDE LDCB OUTSIDE _INSIDE STC RET Subject: ANY EXECUTION * ; DESCRIPTION: EVERY 20MS F [OUTSIDE] LDX #0 MODEEXE: ΙF ELSE LDX #1 ENDIF LDA ONDO+X ;COPY ONDO DATA TO DISPRAM STA DISPRAM LDA SIGN+X STA DISPSIGN F [DISPSIGN.0] IF [DISPRAM] < #10 LDA #0B0H ; IF MINUS ONDO, THEN "-" DISPLAY ΙF OR DISPRAM STA DISPRAM CLRC _SNOW STC ELSE SETC _SNOW STC ENDIF ELSE CLRC _SNOW STC ENDIF LDX ; MOVE TIME BUF. TO DISP BUF. #3 MX1: LHOUR+X LDA STA DISPRAM1+X DEC Х BPT. MX1 DUAL_T,MX2 #0AAH ;IF SINGLE TEMP. MODE, SKIP ;MAKE ERASE DISP BUF. WITCH BBC LDA STA DISPRAM1+2 ;WILL BE DISPLAYED TEMP. F [OUTSIDE] LDX #1 ;IF DUAL TEMP. MODE ;IF MAIN=OUSIDE, THEN SELECT INSIDE ΙF ELSE LDX #0 ; IF MAIN=INSIDE, THEN SELECT OUTSIDE ENDIF LDA ONDO+X STA DISPRAM1+3 ;GET BITO OF SIGN LDA SIGN+X ;COPY SIGN TO CARRY ROR Α F C IF [DISPRAM1+3] < #10 #ODOH ΙF ; IF MINUS ONDO, THEN "-" DISPLAY LDA ;EXE) BB-4 DISPRAM1+3 OR DISPRAM1+3 STA ELSE LDM DISPRAM1+2,#0ABH ;EXE) B-14 ENDIF ELSE [DISPRAM1+3] < #10 ΙF LDA #0A0H ;EXE) BB-4 DISPRAM1+3 OR STA DISPRAM1+3 ENDIF

GMS81C7208/7216

MagnaChip

ENDIF

MX2:	RET			
;				
********	******	***************************************	* * * * * * * * * * *	
; Subject	: MOL ******	DE 1 EXECUTION *****	**********	
; DESCRIPI	ION: CI	LOCK SET	*	
;		* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * *	
;				
MODE1EXE:	LDA	MODE		
	AND	#0F0H	TE MODE	1
	CMP BNE	#10H MB3	;IF MODE	=1X
	LDX	#3		
MB1:		TIMESET+X		BUF. COPIED TO DISP BUF.
	STA DEC	DISPRAM1+X X	;4BYTE &	2 811
		MB1		
	LDC	TSLPM		
	STC LDC	LPM TSRPM		
	STC	RPM		
	;	MODE		
	LDA CMP	#10H	;TEST IF	LEFT TIME SET MODE ?
	BEQ	MO10		
	CMP BEQ	#11H MO11	.mpom тр	RIGHT TIME SET MODE ?
	BRA		,1631 16	RIGHI TIME SEI MODE :
MO10:	LDA CMP	BLINKCNT #125	• TE TEQQ	THAN 124, OFF
		MB3	, 11 11155	INAN 124, OFF
	LDA	#OAAH		
	STA STA	DISPRAM1 DISPRAM1+1		
MB3:	RET	DIOIIUIII		
NO11		DI TNUCNE		
M011:	CMP	BLINKCNT #125	TF LESS	THAN 124, OFF
	BCS	MB3	,11 2200	
		#OAAH		
	STA STA	DISPRAM1+2 DISPRAM1+3		
	BRA	MB3		
; •********	******	* * * * * * * * * * * * * * * * * * * *	****	
; Subject	: MOI	DE 3 EXECUTION	*	

		ll pin goes low and r 20ms, rectangle wave		
;			*	
,	******	* * * * * * * * * * * * * * * * * * * *	*******	
; MODE3EXE:	LDA	MODE		
	CMP	#3		
	BNE LDA	MO2 SUBMODE		
	DEC	A	; BECAUSE	INITIAL NO.=1
	ROL	А	;EIGHT T	IMES
	ROL ROL	A A		
	NOT1	TOGMO3		
	BBC	TOGMO3,MO1		
	CLRC ADC	#4	;ADD OFF	SET
M01:	TAY		,	-
	LDA	! PPORT+Y		
	AND OR	#0001_1111B R0BUF		
	STA	ROBUF		
	STA	R0		
	LDA STA	!PPORT+1+Y R1		
	LDA	!PPORT+2+Y		
	STA	R2		

MO2:	LDA STA RET	!PPORT+3+Y R3	
PPORT	DB DB	00H,00H,00H,00H 00H,00H,00H,00H	
	DB DB	OFFH, OFFH, OFFH, OFFH OFFH, OFFH, OFFH, OFFH	
	DB DB	00H,00H,00H,00H 0FFH,0FFH,0FFH,0FFH	
	DB DB	00H,00H,00H,00H 0FFH,00H,0FFH,00H	
	DB DB	00H,0FFH,00H,0FFH 00H,00H,00H,00H	
	DB DB	00H,0FFH,00H,0FFH 0FFH,00H,0FFH,00H	
	DB DB	55н,55н,55н,55н Оаан,Оаан,Оаан,Оаан	
; Subject	: Set	**************************************	*
; MAKE10MS:	SETC		
	LDA ADC	#0 bsctime	
	DAA		
	STA BNE	BSCTIME \$+4	
	SET1 AND	F200MS #0FH	;SET F200MS EVERY 200ms
	BNE	\$+4	
	SET1 ;	F20MS	;SET F20MS EVERY 20ms
	INC LDA	BLINKCNT BLINKCNT	;USED IN MODE0(CLOCK SET)
	CMP	#250	
	BNE LDM	MZ1 BLINKCNT,#0	
MZ1:	RET		
<i>,</i>		****	
; Subject ;*******		log to Digital Convers:	1011
; It is c ADCNT	alled i DS	n main routine every 2 2	Oms
ADR_AVR	DS	2	
ADTTL ADFLAG	DS DS	4 1	
AD_CH SIGN	EQU DS	0,ADFLAG 2	
DIVISOR			
; ;		::	
; ;		:ADR_AVR: :ADR_AVR: : : : :	
;		:OUTSIDE: :INSIDE : :CH4 : :CH5 :	
; ;		:: ::	
; ADCEXE:	IF	[AD CH] == 0	
		ADCM,#52H	;AD START CH4 ;SET TO 0 INDEX POINTER
	ELSE		
	LDM LDX		;AD START CH5 ;SET TO 1 INDEX POINTER
	ENDIF		
	LDY	#20	;WAIT ADC END
ADWAIT:	DEC BBS	Y ADCM.0,GOGET	
	CMPY	#0 ADWAIT	

GOGET: CLRC ;UP8 T-08 ;ADTTL2|ADTTL0 = CH4 DATA ADR LDA ;ADTTL3 | ADTTL1 = CH5 DATA ADC ADTTL+X ADTTL+X STA LDA #0 ADTTL+2+X ADC STA ADTTL+2+X INC ADCNT+X LDA ADCNT+X A == #DIVISOR ;GET AVERAGE VALUE ΙF LDA #0 ADCNT+X STA **LDY** ADTTL+2+X LDA ADTTL+X PUSH Х LDX #DIVISOR ; DIVIDE BY DIVISOR DIV POP Х STA ADR_AVR+X CLEAR SUM BUF. T.DA #0 ADTTL+X STA ADTTL+2+X STA LDA ADR AVR+X IF LDA A < #65 #65 ; IGNORE BELOW 65 ENDIF A > #240:MAX. 240 ΤF LDA #240 ENDIF CMP #181 ;MAKE SIGN ROL SIGN+X ;COPY TO MINUS OR PLUS SETC SBC #65 TAY LDA !ADTABLE1+Y STA ONDO+X ENDIF NOT1 AD CH ADCQUIT: RET 50H, 49H, 49H, 48H, 48H, 47H ; 65~ 70 65->+50'C 47H, 46H, 46H, 45H, 45H, 44H, 44H, 43H, 43H, 42H ; 71~ 80 41H, 41H, 40H, 40H, 39H, 39H, 38H, 38H, 37H ; 81~ 90 83->+40'C 37H, 36H, 36H, 35H, 35H, 34H, 34H, 33H, 33H, 32H ; 91~100 32H, 31H, 31H, 30H, 30H, 29H, 29H, 28H, 28H ;101~110 105->+30'C 27H, 27H, 26H, 26H, 25H, 24H, 24H, 24H, 24H ;111~120 ADTABLE DB DB DB DB DB DB DB 23H, 22H, 22H, 22H, 21H, 21H, 20H, 20H, 20H, 20H ;121~130 129->+20'C DB 19H, 19H, 18H, 18H, 17H, 17H, 16H, 16H, 15H, 15H ;131~140 DB 15H,14H,14H,14H,13H,13H,13H,12H,12H,12H;141~150 DB DB DB 01H, 02H, 02H, 03H, 03H, 04H, 04H, 05H, 05H, 06H ;181~190 DB DB 06H,07H,07H,08H,08H,09H,09H,10H,10H,11H ;191~200 199->-10'C DB 11H, 12H, 12H, 13H, 13H, 14H, 15H, 15H, 16H, 17H ;201~210 17H,18H,18H,19H,19H,20H,20H,21H,21H,22H ;211~220 217->-20'C 23H,23H,24H,24H,25H,25H,26H,27H,28H,29H ;221~230 30H,31H,32H,33H,34H,35H,36H,37H,38H,39H ;231~240 231->-30'C DB DB DB DB 40H, 41H, 42H ADTABLE1 DB 50H, 50H, 50H, 49H, 49H, 48H ; 65~ 70 65->+50'C DP 48H, 47H, 47H, 46H, 46H, 45H, 45H, 44H, 44H, 43H ; 71~ 80 43H, 42H, 41H, 40H, 39H, 38H, 37H, 36H, 35H, 34H ; 81~ 90 83->+40'C 35H, 35H, 34H, 34H, 33H, 33H, 32H, 32H, 31H, 31H ; 91~100 30H, 30H, 29H, 29H, 28H, 28H, 27H, 27H, 26H, 26H ;101~110 105->+30'C 26H, 25H, 25H, 25H, 24H, 24H, 24H, 23H, 23H, 23H ;111~120 DB DB DB DB 22H, 22H, 22H, 21H, 21H, 21H, 20H, 20H, 20H, 20H ;121~130 DB 129->+20'C DB 19H,18H,18H,18H,17H,17H,17H,16H,16H,16H;131~140 19H, 18H, 18H, 18H, 17H, 17H, 17H, 10H, 16H, 16H, 16H, 17H, 17H, 15H, 15H, 15H, 14H, 14H, 14H, 13H, 13H, 13H, 12H, 141~150 12H, 11H, 11H, 10H, 10H, 09H, 09H, 08H, 08H, 151~160 154->+10'C 07H, 07H, 06H, 06H, 05H, 05H, 04H, 04H, 04H, 03H ;161~170 03H, 03H, 02H, 02H, 02H, 01H, 01H, 01H, 00H, 00H ;171~180 178-> 0'C 01H, 01h, 02H, 02H, 03H, 03H, 04H, 04H, 05H, 05H ;181~190 06H, 06H, 07H, 07H, 08H, 08H, 09H, 09H, 10H, 10H ;191~200 199->-10'C 11H, 11H, 12H, 13H, 13H, 14H, 15H, 16H, 16H, 12H DP DB DB DB DB DB DB 11H, 11H, 12H, 12H, 13H, 13H, 14H, 15H, 15H, 16H ;201~210 DB 16H,16H,17H,18H,18H,19H,19H,20H,20H,21H ;211~220 217->-20'C

_	DB DB DB	21H,22H,23H,23H,24H, 28H,29H,30H,31H,32H, 38H,39H,40H		31->-30'C
; ;*******	* * * * * * *	*****		
; Subject ;******	: KEY	/DECODE *********	* * * * * * * * * *	
; ; • * * * * * * * * *	*****	*****	*	
;				
REPEAT CLOCK	EQU EQU	#1000_0000B #0100_0000B		
PWRON	EQU	#0000_0001B		
KEYDECODE:	LDA	KEYDT		
	LDY	#3		
	MUL TAY			
	LDA	!KEY+Y		
	STA	TEMP0		
	LDA STA	!KEY+1+Y TEMP1		
	LDA	!KEY+2+Y		
	STA	TEMP2		
	CALL BCC	CONDICHK QUIT		
	JMP	[TEMP0]		
KEY:	; DW	NOKEY	;0	
	DB	0		
	DW DB	NOKEY O	;1	
	DW	NOKEY	;2	
	DB DW	0 NOKEY	;3	
	DB	0		
	DW DB	NOKEY O	; 4	
	DW	NOKEY	;5	
	DB DW	0 NOKEY	;6	
	DB	0		
	DW DB	DOWNKEY PWRON+REPEAT	;7	
	DW	NOKEY	; 8	
	DB DW	0 DUALKEY	;9	
	DB	PWRON		
	DW DB	SWAPKEY PWRON	;A	
	DW	NOKEY	;B	
	DB DW	0 POWERKEY	;C	
	DB	PWRON	,	
	DW DB	CLOCKKEY PWRON+CLOCK	;D	
	DW	HOURKEY	;E	
	DB DW	PWRON+REPEAT+CLOCK MINUTEKEY	;F	
	DB	PWRON+REPEAT+CLOCK		
	DW DB	NOKEY O	;10	
	DW	UPKEY	;11	
	DB DW	PWRON+REPEAT NOKEY	;12	
	DB	0	/ 12	
QUIT: NOKEY:	RET			
NORE1.	KE I			
CONDICUE	TDA	memp 0		
CONDICHK:	LDA OR	TEMP2 STATUS		
	SBC	TEMP2		
	BEQ	CDC9		
CDC9:	BCS SETC	CDC10	;PASS	
	RET			
CDC10:	CLRC RET		;SKIP	
;				

;	DISPL	AY SWAP KEY (TEM	
;******** ; SWAPKEY:	****** NOT1	**************************************	**********
;	RET		
;	DUAL	KEY	* * * * * * * * * * * * * * * * * * *
; DUALKEY:	NOT1 RET	DUAL_T	
;	PO	WER KEY	**************************************
; POWERKEY:	CLR1 IF ELSE LDM CLR1 LDM SET1 ENDIF RET	MODE,#0 F20MS	
;	CL	OCK KEY	**************************************
; CLOCKKEY:	SET1 LDM LDA CMP BNE LDM	F_CLOCK BLINKCNT,#0 MODE #10H CL1 MODE,#11H	; 10->11 ; 11->00 ; ETC> 10
CL1:	CLR1 CALL LDC STC LDC STC	QUIT #11H CL2 MODE,#0 F_CLOCK SETTO_CNT TSLPM LPM TSRPM RPM HZCNT,#0 F_1MIN CLQ	
CL2:	LDM CLR1 CALL LDC STC LDC STC	MODE,#10H DUAL_T CNTTO_SET LPM TSLPM RPM TSRPM	
CLQ: ;	RET		
SETTO_CNT: CL11:	LDA STA DEC	#3 TIMESET+X LHOUR+X X CL11	
; CNTTO_SET: CL3:	LDA STA DEC	#3 LHOUR+X TIMESET+X X CL3	
;	HO	UR/MINUTE KEY	***************************************
;********* ; HOURKEY:	LDA	MODE	******

	CMP BNE LDM LDA CMP	HO1 BLINKCNT,#125 MODE #10H	
	BNE SETC LDA ADC DAA		;IF MODE=10H, THEN LEFT TIME SET ;INC. LEFT HOUR 1UP
	IF NOT ENDIF IF	A==#13H	;ADJUST AM,PM FLAG
	LDA ENDIF	#1	
HO1:	RET	TIMESET	
но2:	CMP BNE	#11H HO1	
	SETC		; INC. RIGHT HOUR 1UP
	DAA	TIMESET+2	
		A==#12H 1 TSRPM	;ADJUST AM,PM FLAG
		A==#13H #1	
	ENDIF		
	STA BRA	TIMESET+2 HO1	
MINUTEKEY:		MODE #0f0h	
	CMP		
	BNE	MT3	
		BLINKCNT,#125	
	LDX LDA	MODE	
	CMP BNE		
	LDX		
MT1:	SETC LDA	# O	
	ADC	TIMESET+X	
	DAA CMP	#60H	
	BNE		
MT2: MT3:	LDA STA RET	#0 TIMESET+X	
; ;********	*****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * *
;	UP	/DOWN KEY ************************	*
UPKEY:	BBS	PERIOD, PRU	
	LDA AND	PWM1HR #0000 0011B	
	CMP	#3	
	BNE LDA	UPK1 T3PDR	
	CMP BNE	#OFFH UPK1	
UPK0:	RET	UIKI	
UPK1:	INC	T3PDR	
	BNE INC	UPKO PWM1HR	
, 11gg	BRA	UPK0	
PRU:			
DOWNKEY:	BBS LDA	PERIOD,PRD PWM1HR	
	AND	#0000_0011B	
	CMP	#0	

DNK1:	LDA CMP BEQ DEC LDA CMP BNE DEC	DNK1 T3PDR #0 UPK0 T3PDR T3PDR #0FFH DNK2 PWM1HR	
DNK2:	RET		
PRD:			
PWMMODE:			
		********************** JS KEY	***************************************
; When MOE;)E=3, PI	RESS PULS KEY, SUB RESS MINUS KEY, SU	BMODE IS DECRESED * *
	*****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
; ********	*****	* * * * * * * * * * * * * * * * * * * *	
,	*****	* * * * * * * * * * * * * * * * * * *	
; STROBE C ; READ POR		5,R06,R07 0,R21,R22,R23	* *
;		****	*
;			
LKEYSCAN:		KEYONF,KS7 KEYNM,#1	
	LDM LDM	TOTLKY,#0 NEWKY,#0	
	LDY	#3	; INITIALIZE STROBE LINE
KS1:	CMPY	#3	
	BNE	\$+4	;OUTPUT STROBE SIGNAL
	CMP1		, OUTFOI SIROBE SIGNAL
	BNE CLR1	\$+4 R0.5	;OUTPUT STROBE SIGNAL
	CMPY BNE	#1 \$+4	
	CLR1	R0.6	;OUTPUT STROBE SIGNAL
	CMPY BNE	#0 \$+4	
	CLR1	R0.7	;OUTPUT STROBE SIGNAL
	; NOP		
	NOP LDA	R2	
	STA	PORTDT	;READ KEY IN PORT
	AND CMP	#0FH #0FH	; IF KEY IS PRESSED ?
	BNE	KS2	;KEYNM + 4 -> KEYNM
	CLRC		
	CLRC LDA	#4	,
		#4 KEYNM KEYNM	
	LDA ADC STA BRA	KEYNM	
	LDA ADC STA BRA ; LDX	KEYNM KEYNM KS5 #3	
	LDA ADC STA BRA ;	KEYNM KEYNM KS5	
KS2: KS3:	LDA ADC STA BRA ; LDX ROR BCS INC	KEYNM KEYNM KS5 #3 PORTDT KS4 TOTLKY	; INITIALIZE SHIFT COUNTER
	LDA ADC STA BRA ; LDX ROR BCS INC LDA CMP	KEYNM KEYNM KS5 #3 PORTDT KS4 TOTLKY TOTLKY #20	; INITIALIZE SHIFT COUNTEF
	LDA ADC STA BRA ; LDX ROR BCS INC LDA CMP BEQ	KEYNM KEYNM KS5 #3 PORTDT KS4 TOTLKY TOTLKY #20 KS7	;INITIALIZE SHIFT COUNTEF ;IF TOTLKY IS ABOVE 2, TH
KS3:	LDA ADC STA BRA ; LDX ROR BCS INC LDA CMP BEQ LDA STA	KEYNM KEYNM KS5 #3 PORTDT KS4 TOTLKY TOTLKY #20 KS7 KEYNM NEWKY	; INITIALIZE SHIFT COUNTER
KS3:	LDA ADC STA BRA ; LDX ROR BCS INC LDA CMP BEQ LDA	KEYNM KEYNM KS5 #3 PORTDT KS4 TOTLKY TOTLKY #20 KS7 KEYNM	;INITIALIZE SHIFT COUNTEF ;IF TOTLKY IS ABOVE 2, TH
	LDA ADC STA BRA ; LDX ROR BCS INC LDA CMP BEQ LDA STA INC	KEYNM KEYNM KS5 #3 PORTDT KS4 TOTLKY TOTLKY #20 KS7 KEYNM NEWKY KEYNM	;INITIALIZE SHIFT COUNTER ;IF TOTLKY IS ABOVE 2, TH

QUIT

	0551	50 6	
	SET1 SET1	R0.6 R0.7	
	DEC	Y	;TEST NEXT LINE
	BPL LDA	KS1 NEWKY	
	CMP	#0	;WHEN NO KEY IS PRESSED,
	BNE	KS8 NEWKY	;INITIALIZE NEWKY,OLDKY,CHATFL
KS6:	LDA STA	OLDKY	
	LDM	CHATFL,#0 RPTKEY	
	CLR1	RPTKEY	
		ACTKEY RPTEN	
KS7:	RET		
KS8:		NEWKY	
	BNE	OLDKY KS6	
		CHATFL.7,KS10	
	LDA AND	CHATFL #0111 1111B	
	CMP	#5 —	
	BCC LDA	KS9 NEWKY	
	STA	KEYDT	
W0.01	SET1	ACTKEY CHATFL,#80H	
KS81:	LDM SET1	CHATFL,#80H KEYONF	;SET1 CHATFL.7 & SET TO 0
	BRA	KEYONF KS7 CHATFL	
KS9:			
	BRA	N37	
KS10:		CHATFL	;REPEAT KEY
	AND BBS	#0111_1111B RPTEN_KS11	
	CMP	RPTEN,KS11 #25	
	BCC	KS9	
	SET1 BRA	KS81	
KS11:	CMP	#3	
	BCC BBC	KS9 ACTKEY , KS7	
	SET1	RPTKEY	
	BRA	KS81	
	* * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
; Subject	******* t: Inc	**************************************	*
; Subject	******* t: Inc	* * * * * * * * * * * * * * * * * * * *	*
; Subject	******** t: Inc ********	**************************************	*
; Subject ;*******	******** t: Inc ********* LDX CALL	**************************************	*
; Subject ;*******	******** t: Inc ********* LDX CALL LDX	**************************************	*
; Subject ;*******	******** t: Inc ********* LDX CALL LDX	**************************************	*
; Subject ;******;; ; INC1MIN: ;	******** t: Inc ******** LDX CALL LDX CALL RET	**************************************	*
; Subject ;******* ; iNC1MIN:	t: Inc LDX CALL LDX CALL LDX CALL	**************************************	*
; Subject ;******;; ; INC1MIN: ;	********* t: Inc LDX CALL LDX CALL RET SETC LDA ADC	**************************************	* ******
; Subject ;******;; ; INC1MIN: ;	******** t: Inc LDX CALL LDX CALL RET SETC LDA ADC DAA	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** t: Inc CALL LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	********* LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ADC DAA IF A SETC LDA SETC LDA SETC S	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** t: Inc CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA IF A SETC LDA SETC LDA SETC LDA SETC LDA SETC LDA SETC LDA	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA IF A SETC LDA ENDIF STA BCC DEC LDA	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ADC LDA ENDIF STA BCC DEC LDA ADC	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ENDIF STA BCC DEC LDA ADC DAA	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	********* LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ENDIF STA BCC DEC LDA ADC DEC LDA ADC DAA IF A IF	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ENDIF STA BCC DEC LDA ADC DEC LDA ADC DAA IF A IF A IF A IF A NO	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ENDIF STA BCC DEC LDA ADC DAA IF A IF A IF A NO ELSE	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ENDIF STA BCC DEC LDA ADC DEC LDA IF A IF NO ELSE ENDI	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	********* LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ADC LDA ENDIF STA BCC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA SETC LDA ENDIF IF A	<pre>************************************</pre>	* ******
; Subject ;******;; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ADC DAA IF A SETC LDA ADC DEC LDA ADC DEC LDA ADC DAA IF A IF NO ELSE NO ENDIF IF A LDA	<pre>************************************</pre>	* ******
; Subject ;*******; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ENDIF STA BCC DAC DAC DAC DAC DAA IF A IF NO ELSE NO ENDIF IF A LDA ENDIF	<pre>#LMINUTE minute #LMINUTE MINUUP #0 {X} ==#60H #0 {X} INC1 X #0 {X} ==#12H X==#LHOUR T1 LPM T1 LPM F ==#13H #1</pre>	* ******
; Subject ;*******; ; INC1MIN: ;	******** LDX CALL LDX CALL RET SETC LDA ADC DAA IF A SETC LDA ADC DAA IF A SETC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC DEC LDA ADC LDA ADC LDA ADC LDA ADC LDA ENDIF IF A LDA	<pre>#LMINUTE minute #LMINUTE MINUUP #0 {X} ==#60H #0 {X} INC1 X #0 {X} ==#12H X==#LHOUR T1 LPM T1 LPM F ==#13H #1</pre>	* ******

; Subject ;*******		ND DISPLAY *******************	* * * * * * * * * * * *
; WIND:	LDA CLRC	TEMPCNT	
	STC STC	10DH.0 10DH.1	
	SIC	10DH.2	
	STC	10DH.3 #0	
	CMP BEO	#U LLL3	
	CMP	#1	
	BEQ CMP	LLL2 #2	
	BEQ	LLL1	
	CMP BEQ	#3 LLL0	
	CMP	#4	
	BEQ CMP	LLL1 #5	
	BEQ	#J LLL2	
	CMP	#6	
	BEQ CMP	LLL3 #7	
	BEQ	LLL4	
LLLO: LLL1:	STC STC	10DH.1 10DH.2	
LLL2:	STC	10DH.3	
LLL3: LLL4:	STC STC	10DH.0 111H.1	
. דעעע	INC	TEMPCNT	
	IF LDI	[TEMPCNT]==#8 M TEMPCNT,#0	
	ENDIF RET	M IEMPCNI,#U	
;			
; ;*******	*****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
; NOT_USED:	nop reti		;Discard Unexpected Interrupts
;			Netice Decemen End
	END		;Notice Program End
