

Data Sheet July 1999 File Number 2087.4

20A, 200V, 0.180 Ohm, N-Channel Power MOSFET

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17422.

Ordering Information

PART NUMBER	PACKAGE	BRAND		
IRFP240	TO-247	IRFP240		

NOTE: When ordering, include the entire part number.

Features


- 20A, 200V
- $r_{DS(ON)} = 0.180\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC STYLE TO-247



Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

	IRFP240	UNITS
Drain to Source Voltage (Note 1)V _{DS}	200	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1)	200	V
Continuous Drain Current	20	Α
$T_C = 100^{\circ}C$	12	Α
Pulsed Drain Current (Note 3)	80	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	150	W
Linear Derating Factor	1.2	W/oC
Single Pulse Avalanche Energy Rating (Note 4)	510	mJ
Operating and Storage Temperature	-55 to 150	oC
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°C
Package Body for 10s, See Techbrief 334	260	°С

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA (Figure 10)	200	-	-	V
Gate to Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250\mu A$	2.0	-	4.0	V
Zero-Gate Voltage Drain Current	I _{DSS}	V_{DS} = Rated BV _{DSS} , V_{GS} = 0V V_{DS} = 0.8 x Rated BV _{DSS} , V_{GS} = 0V, T_{J} = 125°C		-	25	μА
				-	250	μА
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON) \times r_{DS(ON)MAX}}, V_{GS} = 11V \text{ (Figure 7)}$	20	-	-	Α
Gate to Source Leakage	I _{GSS}	$V_{GS} = \pm 20V$	-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	V _{GS} = 10V, I _D = 10A (Figures 8, 9)	-	0.14	0.18	Ω
Forward Transconductance (Note 2)	9 _{fs}	$V_{DS} \ge 10V$, $I_{D} = 11A$	6.7	11	-	S
Turn-On Delay Time	t _{d(ON)}	$\begin{split} &V_{DD} = 100 \text{V, I}_D \approx 18 \text{A, R}_{GS} = 9.1 \Omega, \text{V}_{GS} = 10 \text{V,} \\ &R_L = 5.4 \Omega \\ &\text{MOSFET Switching Times are Essentially} \\ &\text{Independent of Operating Temperature} \end{split}$		14	21	ns
Rise Time	t _r			51	77	ns
Turn-Off Delay Time	t _{d(OFF)}			45	68	ns
Fall Time	t _f			36	54	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V_{GS} = 10V, I_D = 18A, V_{DS} = 0.8 x Rated BV _{DSS} , $I_{G(REF)}$ = 1.5mA (Figure 14) Gate Charge is Essentially Independent of Operating Temperature		43	60	nC
Gate to Source Charge	Q _{gs}			10	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			32	-	nC
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz (Figure 11)		1275	-	pF
Output Capacitance	Coss			500	-	pF
Reverse Transfer Capacitance	C _{RSS}			160	-	pF
Internal Drain Inductance	L _D	Measured between the Contact Screw on Header that is Closer to Source and Gate Pins and Center of Die Modified MOSFET Symbol Showing the Internal Devices Inductances	-	5.0	-	nH
Internal Source Inductance	L _S	Measured from the Source Lead, 6mm (0.25in) from Header to Source Bonding Pad	-	12.5	-	nH
Junction to Case	R _{θJC}		-	-	0.83	°C/W
Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	30	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET	φD	-	-	20	Α
Pulse Source to Drain Current (Note 3)	ISDM	Symbol Showing the Integral Reverse P-N Junction Diode	G o s	-	-	80	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_J = 25^{\circ}C$, $I_{SD} = 18A$, $V_{GS} = 0V$ (Figure 13)		ı	ı	2.0	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C$, $I_{SD} = 18A$, $dI_{SD}/dt = 100A/\mu s$		120	250	530	ns
Reverse Recovered Charge	Q _{RR}	$T_J = 25^{\circ}C$, $I_{SD} = 18A$, $dI_{SD}/dt = 100A/\mu s$		1.3	2.6	5.6	μС

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_{DD} = 50V, starting T_J = 25°C, L = 1.9mH, R_{GS} = 50 Ω , peak I_{AS} = 20A.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 6. SATURATION CHARACTERISTICS





FIGURE 7. TRANSFER CHARACTERISTICS



NOTE: Heating effect of $2\mu s$ pulse is minimal.






FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029