## 4-BIT PARALLEL I/O CALENDAR CLOCK

The $\mu$ PD4991A is a CMOS integrated circuit that has the ability to input/output 4-bit parallel time data and calendar data to/from a microcomputer and includes an alarm function.

Its reference oscillation frequency is 32.768 kHz . Hour, minute, second, year, month, day, and date data is stored internally.

The $\mu$ PD4991A consumes 30 \% less power than the $\mu$ PD4991.

## FEATURES:

- Time (hour, minute, and second) and calendar (leap year, year, month, day, and date) counters
- Leap year can be automatically identified or set
- 12- and 24-hour modes selectable
- 4-bit parallel input/output in BCD data format
- Alarm function (hour, minute, second, month, day, date)
- One of $0.1,1.0,10,30$, and 60 -s interval timer outputs selectable
- One of 2048, 1024, 64, 16, 1 Hz , 1-pulse output, and $\mathrm{H} \rightarrow \mathrm{L}$ output selectable as alarm coincidence output
- Upward compatible with $\mu$ PD4991
- Low power consumption: $2 \mu \mathrm{~A}$ typ. (VDD $=2.4 \mathrm{~V})$


## ORDERING INFORMATION:

| Part Number |  |
| :--- | :--- |
| $\mu$ PD4991ACX | 18-pin plastic DIP (300 mil) |
| $\mu$ PD4991AGS | 20-pin plastic SOP (300 mil) |

PIN CONFIGURATION (Top View)



## PIN FUNCTION

- $\overline{W E}$

Write control pin (input).
The contents of the data bus are written to an address specified by the address bus at the rising edge of $\overline{W E}$.

- $\overline{\mathrm{OE}}$

Read control pin (input).
While $\overline{\mathrm{OE}}=$ "L" level, the contents specified by the address bus are read to the data bus.

- $\mathrm{A}_{3}$ to A 0 $\qquad$ Address bus pins (input).
These pins specify an internal address of the $\mu \mathrm{PD} 4991 \mathrm{~A}$.
- $D_{3}$ to $D_{0}$ $\qquad$ Data bus pin (I/O).
These pins constitute a bidirectional bus.
- $\overline{\mathrm{CS}} 1, \mathrm{CS} 2$........... Chip select pins (input). When $\overline{C S}_{1}=$ "L" and CS2 $=$ " H ", data can be transferred between the $\mu \mathrm{PD} 4991 \mathrm{~A}$ and the CPU .
- TP1

Timing pulse pin (output) (N-ch open-drain).
Outputs an alarm coincidence signal.

- TP2 ................... Timing pulse pin (output) (N-ch open-drain).

Outputs an interval timer signal.

- XIN.

Crystal oscillation signal pin (input). Inverter input for oscillation.

- Xout ................... Crystal oscillation signal pin (output).

Inverter output for oscillation.

- Vod $\qquad$ Positive power supply pin.
- Vss GND pin.


## ABSOLUTE MAXIMUM RATINGS (Vss = 0 V )

| PARAMETER | SYMBOL | RATINGS | UNIT |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {PP }}$ | $-0.3 \sim 7.0$ | V |
| Input Voltage Range | $\mathrm{V}_{\text {IN }}$ | $-0.3 \sim \mathrm{~V}_{\mathrm{PP}}+0.3$ | V |
| Output Pin Breakdown Voltage | $\mathrm{V}_{\text {out }}$ | 7.0 | V |
| Low-Level Output Current <br> (N-ch open-drain) | lout | 30 | mA |
| Operating Ambient Temperature | $\mathrm{T}_{\text {opt }}$ | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | $-65 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

(Vss = $0 \mathrm{~V}, \mathrm{f}=32.768 \mathrm{kHz}, \mathrm{C}_{\mathrm{G}}=\mathrm{CD}=\mathbf{2 0} \mathrm{pF}, \mathrm{C}_{\mathrm{i}}=20 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage Range | V ${ }_{\text {d }}$ | 2.0 |  | 5.5 | V |  |
| High-level Input Voltage | VIH | 0.7 VDD |  | V DD | V |  |
| Low-level Input Voltage | VIL | Vss |  | 0.3 VDD | V |  |
| Current Consumption * | Iod |  | 5 | 14 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {dD }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{Vss}^{\text {, }} \mathrm{T}_{\mathrm{a}}=-40 \sim+70^{\circ} \mathrm{C}$ |
| Current Consumption * | IdD |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {ss }}, \mathrm{T}_{\mathrm{a}}=-40 \sim+70^{\circ} \mathrm{C}$ |
| Current Consumption * | Iod |  | 2 | 6 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {di }}=2.4 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {ss, }} \mathrm{T}_{\mathrm{a}}=-40 \sim+70{ }^{\circ} \mathrm{C}$ |
| High-Level Input Leakage Current | ІІІн |  |  | +1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}^{\text {IN }}=\mathrm{V}_{\text {DD }}$ |
| Low-Level Input Leakage Current | ILIL |  |  | -1.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |
| High-Level Output Voltage | Vон | 2.4 |  |  | V | Іон $=-1.0 \mathrm{~mA}$ |
| Low-Level Output Voltage | Vol1 |  |  | 0.4 | V | $\mathrm{loL}=2.0 \mathrm{~mA}$ |
| Low-Level Output Voltage | Vol2 |  |  | 0.4 | V | $\mathrm{loL}=1.0 \mathrm{~mA}$ (Nch Open Drain) |
| High-Level Leakage Current | ILoh |  |  | 1.0 | $\mu \mathrm{A}$ | TPout $=$ Vdo (Nch Open Drain) |

* If Vin pins are not Vss, Current Consumption increase in value.


## AC CHARACTERISTICS

Write cycle (Unless otherwise specified, VdD = $5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | twc | 150 |  |  | ns |  |
| $\overline{\text { CS-WE Reset Time }}$ | tcw | 120 |  |  |  |  |
| Address-WE Reset Time | taw | 120 |  |  |  |  |
| Address-WE Setup Time | tas | 0 |  |  |  |  |
| Write Pulse Width | twp | 90 |  |  |  |  |
| Address Hold Time | twr | 20 |  |  |  |  |
| Input Data Setup Time | tow | 50 |  |  |  |  |
| Input Data Hold Time | toh | 0 |  |  |  |  |
| $\overline{\text { WE-Output Floating Time }}$ | twhz |  |  | 50 |  |  |

Write Cycle (VDD $=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | twc | 210 |  |  | ns |  |
| $\overline{\mathrm{CS}}$ - $\overline{\mathrm{WE}}$ Reset Time | tcw | 170 |  |  |  |  |
| Address- $\overline{\mathrm{WE}}$ Reset Time | taw | 170 |  |  |  |  |
| Address- $\overline{\mathrm{WE}}$ Setup Time | tas | 0 |  |  |  |  |
| Write Pulse Width | twp | 30 |  |  |  |  |
| Address Hold Time | twr | 20 |  |  |  |  |
| Input Data Setup Time | tow | 100 |  |  |  |  |
| Input Data Hold Time | toh |  | 0 |  |  |  |
| $\overline{\text { WE-Output Floating Time }}$ | twhz |  |  | 70 |  |  |

Write cycle timing 1


Write cycle timing $2(\overline{\mathrm{OE}}=\mathrm{VIL})$


READ CYCLE (Unless otherwise specified, VDD $=5 \mathrm{~V} \pm 10 \%, \mathrm{Ta}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | trc | 150 |  |  | ns |  |
| Address Access Time | $t_{\text {AA }}$ |  |  | 150 |  |  |
| $\overline{\text { CS-Access Time }}$ | tacs |  |  | 150 |  |  |
| $\overline{\text { OE-Output Delay Time }}$ | toe |  |  | 75 |  |  |
| $\overline{\text { OE-Output Delay Time }}$ | tolz | 5 |  |  |  |  |
| $\overline{\text { OE-Output Delay Time }}$ | tohz |  |  | 50 |  |  |
| Output Hold Time | tor | 15 |  |  |  |  |
| $\overline{\mathrm{CS}}$-Output Set Time | tclz | 0 |  |  |  |  |
| $\overline{\text { CS-Output Floating Time }}$ | tchz | 5 |  |  |  |  |

Read Cycle (VdD $=2.7$ to $3.6 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle Time | tra | 210 |  |  | ns |  |
| Address Access Time | taA |  |  | 210 |  |  |
| $\overline{\mathrm{CS}}$-Access Time | tacs |  |  | 210 |  |  |
| $\overline{\mathrm{OE}}$-Output Delay Time | toe |  |  | 110 |  |  |
| OE-Output Delay Time | tolz | 10 |  |  |  |  |
| $\overline{\mathrm{OE}}$-Output Delay Time | torz |  |  | 70 |  |  |
| Output Hold Time | tor | 20 |  |  |  |  |
| $\overline{\text { Cs}-O u t p u t ~ S e t u p ~ T i m e ~}$ | tolz | 15 |  |  |  |  |
| $\overline{\mathrm{CS}}$-Output Floating Time | tohz | 10 |  |  |  |  |

Read cycle timing 1


Read cycle timing 2


## FUNCTION SPECIFICATIONS

- Reference frequency (X'tal OSC) ........... 32.768 kHz
- Data format $\qquad$ BCD format
- Data function

Year, month, day, date, hour, minute, and second counters
Leap year and months are automatically identified.
Leap year is identified every 4 years and can be set to any year.
Year is set in 2 digits.
Hour can be displayed in 12- or 24-hour mode.

- Data input/output ( $\mathrm{D}_{3}, \mathrm{D}_{2}, \mathrm{D}_{1}, \mathrm{D}_{0}$ )

4-bit parallel input/output format
Data is written by $\overline{\mathrm{WE}}$ signal and read by $\overline{\mathrm{OE}}$ signal.

- Function mode selection

With ADDRESS = "FH" ( $\left.A_{3}, A_{2}, A_{1}, A_{0}=1,1,1,1\right)$, a mode is selected by DATA ( $\left.D_{3}, D_{2}, D_{1}, D_{0}\right)$ input, and set by input of $\overline{\mathrm{WE}}$ signal.
A function is selected by ADDRESS input.

- Timing pulse outputs ( $\mathrm{TP}_{1}, \mathrm{TP} 2$ )

TP1 ... Alarm coincidence signal.
One of the following is selectable:
2048 Hz
1024 Hz
64 Hz
16 Hz
1 Hz
1 pulse output ( $\mathrm{H} \rightarrow \mathrm{L}$ )
TP2 ... Interval timer signal output.
One of the following is selectable:
60 s
30 s
10 s
1 s
0.1 s

- Chip select ( $\overline{\mathrm{CS}_{1}}, \mathrm{CS}_{2}$ )

When $\overline{\mathrm{CS}} 1=$ "H" or CS2 $=$ "L," all inputs except XIN are disabled (non-select).
When $\overline{C S} 1=$ "L" and CS2 $=$ "H," all inputs are selected.

## FUNCTION OUTLINE

- The $\mu$ PD4991A has the following three modes:
(1) BASIC TIME MODE

In this mode, data can be written and read between the timer counter and the CPU. Moreover, control registers 1 and 2 can be specified by a command*.
(2) ALARM SET \& TP 1 CONTROL MODE

In this mode, data is set to the alarm register, the function of TP 1 is set, and control registers 1 and 2 are specified by a command*.
(3) ALARM SET \& TP 2 CONTROL MODE

In this mode, data is set to the alarm register, the function of $\mathrm{TP}_{2}$ is set, the 12-or 24 -hour mode is selected, leap year identification function is set, and control registers 1 and 2 are specified by a command*.

* Control registers 1 and 2 are commonly used in all the modes.

To select a mode, write mode data to ADDRESS = "Fн." Once a mode has been set, it is retained until a new mode is set.
Table 1 shows the correspondence between modes and mode data.

Table 1 Correspondence between Mode Data and Modes

ADDRESS $=(1,1,1,1)$

| DATA |  |  | FUNCTION |
| :---: | :---: | :---: | :---: |
| MSB |  | LSB |  |
|  | 0 | 0 | BASIC TIME MODE |
| 0 | 0 | 1 | ALARM SET \& TP ${ }_{1}$ CONTROL MODE |
| 0 | 1 | 0 | ALARM SET \& TP2 CONTROL MODE |
| 0 | 1 | 1 | BASIC TIME MODE |
| 1 | * | * | Inhibited |

* Irrelevant. This bit is ignored.

Note: The difference between mode ( $0,{ }^{*}, 0,0$ ) and mode ( $0,{ }^{*}, 1,1$ ) is that stages 10 to 15 of the 15 -stage divider circuit are reset in the former mode when the division stage reset command ( $\pm 30$ ADJ. RESET) is executed, and all the stages of the divider circuit are reset in the latter mode.
Other commands are commonly used in both modes.

## MODE DESCRIPTION

## 1. BASIC TIME MODE (MODE $=0$ * 00 B$)$

- Thirteen types of counters are provided: 10-year, 1-year, 10-month, 1-month, 10-day, 1-day, date, 10-hour, 1hour, 10-minute, 1-minute, 10 -second, and 1 -second.
- Date codes are 00 H through 06 H (0000 through 0110B).
(Correspondence between dates and date codes can be freely specified by the user.)
- If leap year identification function is not used, the last day of February is always the 28th.

The addresses corresponding to the respective digits are shown in Table 2 Address Correspondence 1.
Specifications of control registers 1 and 2 are commonly applied to each mode. Tables 3 and 4 show correspondences of data 1 and 2. Refer to these data correspondence tables when setting other modes.

Table 2 Address Correspondence 1

BASIC TIME MODE (MODE $\left.=0,{ }^{*}, 0,0\right)$


## R/W : READ AND WRITE

W/O : WRITE ONLY

Note The second most-significant bit of the data for the 10-hour digit serves as an $\mathrm{AM} / \mathrm{PM}$ flag in the 12 -hour mode $(\mathrm{AM}=0 / \mathrm{PM}=1)$.

Table 3 Data Correspondence Table 1

CONTROL REGISTER1 (TIME COUNTER CONTROL)
ADDRESS $=(1,1,0,1)$

|  |  | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| W/O | 0 | NOP | RUN | NOP | NOP |
|  | 1 | CLOCK WAIT ${ }^{*} 4$ | CLOCK STOP*3 | ADJUST (+/-)30 ${ }^{* 1}$ | RESET $^{* 2}$ |

*1. ADJUST (+/-)30 s
Second digit 00 to $29 \rightarrow 00$ (second)
30 to $59 \rightarrow 00$ (second) +1 (minute)
The BUSY flag remains set until a carry occurs.
In MODE ( $0,{ }^{*}, 0,0$ ), stages 10 to 15 of the 15 -stage divider are reset.
In MODE $\left(0,{ }^{*}, 1,1\right)$, all the stages of the 15 -stage divider are reset.
*2. RESET
In MODE ( $0,{ }^{*}, 0,0$ ), stages 10 to 15 of the 15 -stage divider are reset.
In MODE ( $0,{ }^{*}, 1,1$ ), all the stages of the 15 -stage divider are reset.
*3. CLOCK STOP
This command is used to write time.
To set time, execute the CLOCK RESET command and then the CLOCK STOP command. Then write the time data. If the data is written without the clock stopped, the correct value may not be set.
*4. CLOCK WAIT
This command is used to read time.
When 1 is written to this bit, the clock is stopped. If the CLOCK RUN command is executed within 0.5 second, no delay in respect to the actual time occurs.

Table 4 Data Correspondence Table 2

CONTROL REGISTER2 (TP1/TP2 CONTROL)
ADDRESS $=(1,1,1,0)$

|  | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: |
| W/O | $\begin{gathered} 0 \\ \left(T P_{1}\right) \end{gathered}$ | ALARM setting | Alarm coincidence forced output flag | Output status |
|  |  | 0: ENABLE | 0 : RESET | 0: ENABLE |
|  |  | 1: DISABLE | 1: SET | 1: DISABLE |
|  | $\begin{gathered} 1 \\ \left(\mathrm{TP}_{2}\right) \end{gathered}$ | INTERVAL CLOCK | INTERVAL COUNTER | Output status |
|  |  | $0: \mathrm{RUN}$ | 0: NOP | 0: ENABLE |
|  |  | 1: CLK STOP | 1: RESET | 1: DISABLE |
| R/O | * | BUSY flag | Alarm coincidence flag | Interval flag |
|  |  | 0: OFF | 0: OFF | 0 : OFF |
|  |  | 1: ON | 1: ON | 1: ON |

R/O : READ ONLY
W/O : WRITE ONLY

## 2. ALARM SET \& TP1 CONTROL MODE (MODE $=0$ * 0 1) <br> ALARM SET \& TP 2 CONTROL MODE (MODE $=0$ * 10 )

## (1) Setting time to alarm register

The alarm register consists of a total of 44 bits with 4 bits each of 10 -month digit, 1 -month digit, 10-day digit, 1-day digit, date digit, 10-hour digit, 1-hour digit, 10-minute digit, 1-minute digit, 10-second digit, and 1second digit.

- Manipulating alarm register

When "Fн" is set to a certain digit of the alarm register, the digit is regarded as indicating an alarm coincidence, which occurs when the value of the alarm register coincides with the contents of the time counter, regardless of the data of the time counter.
If " FH " is set to all the digits, alarm coincidence occurs regardless of the data of the time counter. The addresses corresponding to the respective digits are shown in Table 5 Address Correspondence Table 2.

Tables 6 and 7 Data Correspondence Tables 3 and 4 show the function control of TP1/TP2.

Example: An alarm coincidence occurs for 1 second at 54 minutes 32 seconds of every hour.

| Digit | 10 -month | 1 -month | 10 -day | 1 -day | Date | 10 -hour | 1-hour | 10 -minute | 1-minute | 10 -second | 1 -second |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | $F_{H}$ | $F_{H}$ | $F_{H}$ | $F_{H}$ | $F_{H}$ | $F_{H}$ | $F_{H}$ | $5 H$ | $4 H$ | $3 H$ | $2 H$ |

Example: An alarm coincidence occurs at 10 to 19 minites of every hour.

| Digit | 10-month | 1-month | 10-day | 1-day | Date | 10-hour | 1-hour | 10-minute | 1-minute | 10-second | 1-second |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | FH | FH | FH | FH | FH | FH | FH | 1н | FH | FH | FH |

Table 5 Address Correspondence Table 2

ALARM SET \& TP 1 CONTROL MODE (MODE $=0,{ }^{*}, 0,1$ )
ALARM SET \& TP2 CONTROL MODE (MODE $\left.=0,{ }^{*}, 1,0\right)$

| ADDRESS |  |  |  | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  | LSB |  |  |
| 0 | 0 | 0 | 0 | 1-second digit | R/W |
| 0 | 0 | 0 | 1 | 10-second digit | R/W |
| 0 | 0 | 1 | 0 | 1-minute digit | R/W |
| 0 | 0 | 1 | 1 | 10-minute digit | R/W |
| 0 | 1 | 0 | 0 | 1-hour digit | R/W |
| 0 | 1 | 0 | 1 | 10-hour digit | R/W |
| 0 | 1 | 1 | 0 | Date digit | R/W |
| 0 | 1 | 1 | 1 | 1-day digit | R/W |
| 1 | 0 | 0 | 0 | 10-day digit | R/W |
| 1 | 0 | 0 | 1 | 1-month digit | R/W |
| 1 | 0 | 1 | 0 | 10-month digit | R/W |
| 1 | 0 | 1 | 1 | TP/TPP ${ }^{\text {/ }}$ FUNCTION CONTROL*1 | W/O |
| 1 | 1 | 0 | 0 | Leap year/12.24 HOUR SELECT*2 | R/W |
| 1 | 1 | 0 | 1 | CONTROL REGISTER1 | W/O |
| 1 | 1 | 1 | 0 | CONTROL REGISTER2 | R/W |
| 1 | 1 | 1 | 1 | MODE REGISTER | W/O |

*: Don't Care. This bit is ignored.

R/W : READ AND WRITE
W/O : WRITE ONLY
*1. TP 1 FUNCTION CONTROL is performed in MODE ( $0,{ }^{*}, 0,1$ ).
TP2 FUNCTION CONTROL is performed in MODE ( $0,{ }^{*}, 1,0$ ).
*2. The leap year counter is in MODE ( $0,{ }^{*}, 0,1$ ).
The $12 / 24$ HOUR SELECT is in MODE ( $0,{ }^{*}, 1,0$ ).

Table 6 Data Correspondence Table 3

TP 1 FUNCTION CONTROL
$\left(\mathrm{MODE}=0,{ }^{*}, 0,1\right.$ ADDRESS $\left.=1,0,1,1\right)$

| DATA |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- |
| MSB | LSB |  |  |  |
| ${ }^{*}$ | 0 | 0 | 0 | 2048 Hz |
| ${ }^{*}$ | 0 | 0 | 1 | 1024 Hz |
| ${ }^{*}$ | 0 | 1 | 0 | 64 Hz |
| $*$ | 0 | 1 | 1 | 16 Hz |
| ${ }^{*}$ | 1 | 0 | 0 | 1 Hz |
| ${ }^{*}$ | 1 | 0 | 1 | $1-\mathrm{pulse}$ output |
| ${ }^{*}$ | 1 | 1 | 0 | "H" $\rightarrow$ "L" |
| ${ }^{*}$ | 1 | 1 | 1 | BUSY |
| 0 | $*$ | $*$ | $*$ | Alarm coincidence flag reset automatically |
| 1 | $*$ | $*$ | $*$ | Alarm coincidence flag not reset automatically |

W/O: WRITE ONLY
*: Don't Care

Table 7 Data Correspondence Table 4

TP2 FUNCTION CONTROL
$\left(\mathrm{MODE}=0,{ }^{*}, 1,0\right.$ ADDRESS $\left.=1,0,1,1\right)$


W/O: WRITE ONLY
*: Don't Care

## (2) Selecting 12-/24-hour mode

In the 12-hour mode, the second significant bit of the data for the 10 -hour digit are used as an AM/PM flag.

$$
\begin{aligned}
& \mathrm{AM}=00^{* *} \\
& \mathrm{PM}=01^{* *}
\end{aligned}
$$

Select the 12- or 24 -hour mode before setting the time. Note that, if the mode is selected after the time has been set, the data of the time counter is lost.
Table 8 Data Correspondence Table 5 shows how the 12- or 24 -hour mode is selected.

## Table 8 Data Correspondence Table 5

Leap year, 12-/24-hour mode selection
(MODE $=0,{ }^{*}, 1,0$ ADDRESS $\left.=1,1,0,0\right)$

|  | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: |
|  | 1: 24-hour mode | Leap Year |  | $*$ |
| R/W | 0: 12-hour mode | Valid <br> 1: Invalid |  | $*$ |

*: Don't Care

Example: In 12-hour mode

|  | 10-hour digit | 1-hour digit | Hexadecimal |
| :--- | :---: | :---: | :---: |
| AM $8 \rightarrow$ | 0000 | 1000 | 08 H |
| PM 8 $\rightarrow$ | 0100 | 1000 | 48 H |
| AM12 $\rightarrow$ | 0001 | 0010 | 12 H |
| PM12 $\rightarrow$ | 0101 | 0010 | 52 H |

## Notes on the use of the 12-hour mode

When writing AM12, write the lower digit and then the higher digit (i.e., write " 2 " to the 1 -hour digit, and then write " 1 " to the 10 -hour digit); otherwise, PM12 may be set.

## (3) Setting leap year counter

When a digit of year is written, the $\mu$ PD4991A automatically sets the leap year counter.
Years are based on the Christian Era, and a leap year occurs every 4 years.
The user can directly write data to the leap year counter.
However, to do so, write the year counter first. If the leap year counter is written and then the year counter is written, the leap year counter is automatically reset.
The leap year is identified when the value of the leap year counter is **00B.
The leap year counter can be set independently of the year counter.
The leap year counter is incremented in synchronization with the 1-year digit counter.
Table 9 Data Correspondence Table 6 shows how the leap year is identified.

Table 9 Data Correspondence Table 6

Leap year counter
$\left(\mathrm{MODE}=0,{ }^{*}, 0,1, \operatorname{ADDRESS}=1,1,0,0\right)$

|  | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: |
| R/W | $*$ | $*$ | Leap year counter (leap year $=0,0$ ) |  |

*: Don't Care

Example

| 10-year <br> digit | 1 -year <br> digit | Leap year <br> counter |
| :---: | :---: | :---: |
| 0010 | 0101 | $* * * *$ |

\(\left.\begin{array}{llllll}Write 3 to 10-year digit \& 0011 \& 0101 \& <br>
Write 6 to 1-year digit \& 0011 \& 0110 \& <br>

* 11\end{array}\right) \quad\)| ** 00 |
| :--- | | Incremented |
| :--- |
| (Year 36 is a leap year |
| $\rightarrow$ leap year counter $=00 \mathrm{H}$ ) |

## 3. TIMING PULSE

- TP1

The signal output from the TP1 pin is the alarm coincidence signal. The output waveform is selected from 2048 $\mathrm{Hz}, 1024 \mathrm{~Hz}, 64 \mathrm{~Hz}, 16 \mathrm{~Hz}, 1 \mathrm{~Hz}$, 1-pulse output, and "H" $\rightarrow$ "L", depending on the contents set to the TP 1 CONTROL REGISTER.

- 1-puse output

One pulse is output when the value of the alarm register coincides with the contents of the time counter.

Fig. 1 1-Pulse Output Waveform


- "H" $\rightarrow$ "L" output

The output signal of TP 1 goes from " H " to " L " when the value of the alarm register coincides with the contents of the time counter.

Fig. 2 "H" $\rightarrow$ "L" Output Waveform


- Alarm coincidence flag, auto RESET

When the value of the alarm register coincides with the contents of the time counter, a signal is output to the TP1 pin.
This signal remains output until the value of the alarm register does not coincide with the time counter contents.

Fig. 3 TP 1 Output Waveform (with AUTO RESET)


Fig. 4 TP1 Output Waveform (without AUTO RESET)

Without RESET of the alarm coincidence flag


Figs. 5 and 6 show examples of applications using TP1.

Fig. 5 TP1 Output Status (AUTO RESET mode)


Fig. 6 TP 1 Output Status (without AUTO RESET)


## TP2 SET (MODE = 0 * 11 B )

The TP2 pin outputs an interval timer signal.
This signal is cyclically output.
The cycle at which the interval timer signal is output can be selected between $0.1 \mathrm{~s}, 1 \mathrm{~s}, 10 \mathrm{~s}, 30 \mathrm{~s}$, and 60 s , depending on the contents indicated by the TP2 CONTROL REGISTER. Note, however, that the $0.1-\mathrm{s}$ cycle does not last exactly for 0.1 second, but that five 0.1 -s cycles are equivalent to one 0.5 second.
If $\pm 30$ s ADJ, RESET is executed in mode ( $0,{ }^{*}, 1,1$ ), an error occurs in the cycle.

Fig. 7 TP2 Output Waveform


- BUSY output

The BUSY signal can be output to the $\mathrm{TP}_{1}$ and $\mathrm{TP}_{2}$ pins.
When output of the BUSY signal is specified, only the BUSY signal is output to the TP1 and TP2 pins.
The contents of the CONTROL REGISTER 2 are not affected, however.

Fig. 8 BUSY Output Waveform


Fig. 9 shows an example of an application using TP2.

Fig. 9 TP2 Output Status


Note When the output status is disabled, the signal goes "H" regardless of the status of TP2.

- Oscillation characteristics

Figs. 11 and 12 show the frequency stability when the ambient temperature $\left(\mathrm{T}_{\mathrm{a}}\right)$ and supply voltage $(\mathrm{VDD})$ are changed with a crystal of crystal impedance $\mathrm{C}_{1} \fallingdotseq 20 \mathrm{k} \Omega$ and a circuit shown in Fig. 10. The stability and day difference are calculated by the following expressions:

$$
\text { Stability }=\frac{f-f \text { reference value }}{f \text { reference value }} \times 10^{6}(\mathrm{ppm})
$$

Note $f$ reference value in Fig. 12 is the measured frequency when $V_{D D}=3.5 \mathrm{~V}$.


Note The number of division stages = 11 at 2048 Hz .

Fig. 10 Oscillation Characteristics Measuring Circuit


Fig. 11 Frequency Stability
vs. Temperature Characteristics


Fig. 12 Frequency Stability
vs. Supply Voltage Characteristics


Fig. 13 Dynamic Current Consumption Characteristics


Differences between $\mu$ PD4991 and $\mu$ PD4991A

The $\mu$ PD4991A improves on the characteristics of the $\mu$ PD4991. These two products differ as follows:

## 1. Specifications

| PARAMETER | SYMBOL | $\mu \mathrm{PD} 4991$ | $\mu \mathrm{PD} 4991 \mathrm{~A}$ | REMARKS |
| :---: | :---: | :---: | :---: | :---: |
| Current Consumption | IdD | $20 \mu \mathrm{~A}$ MAX. | $14 \mu \mathrm{~A}$ MAX. | $V_{\text {dD }}=3.6 \mathrm{~V}$ |
| Current Consumption | IdD | $15 \mu \mathrm{~A}$ MAX. | - | $V_{D D}=3.0 \mathrm{~V}$ |
| Current Consumption | IdD | - | $6 \mu \mathrm{~A}$ MAX . | $V_{\text {dD }}=2.4 \mathrm{~V}$ |
| Input Data Setup Time | tow | 0 ns MIN . | 50 ns MIN . | Specifications differ |
| Input Data Hold Time | tDh | 0 ns MIN . | 0 ns MIN . | Specifications differ |

AC Timing of $\mu$ PD4991


AC Timing of $\mu$ PD4991A


## 2. Function

| PARAMETER | $\mu$ PD4991 | $\mu$ PD4991A |
| :---: | :---: | :---: |
| Valid Range of $\pm 30$ s ADJUST | 1-second to 1-minute digits <br> (no carry to 10-minute digit) | All digits |
| BUSY Flag when $\pm 30$ s ADJUST | Not BUSY | BUSY until all digits are carried |
| D3 bit of CONTROL REGISTER 1 | NOP | CLOCK WAIT |

## CLOCK WAIT Bit and CLOCK STOP Bit

Both bits inhibit input of clock to the clock counter ( 1 Hz ) and subsequently stop the clock. The CLOCK STOP bit is used to set the time to the clock (be sure to stop the clock when setting it). The CLOCK WAIT bit is used to prevent the CPU from reading wrong data in case counting takes place when the time is read (the time can also be read without the CLOCK WAIT bit but with the BUSY signal or by performing two reads). If the clock is run within 0.5 second after stopping the clock or placed in the wait state, no delay in respect to the actual time occurs.

## Example of an Application Circuit



The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

## 18PIN PLASTIC DIP (300 mil)



## NOTES

1) Each lead centerline is located within 0.25 mm ( 0.01 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.


| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | 22.86 MAX. | 0.900 MAX. |
| B | 1.27 MAX. | 0.050 MAX. |
| C | 2.54 (T.P.) | 0.100 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020{ }_{-0.005}^{+0.004}$ |
| F | 1.2 MIN. | 0.047 MIN . |
| G | $3.5 \pm 0.3$ | $0.138 \pm 0.012$ |
| H | 0.51 MIN . | 0.020 MIN . |
| I | 4.31 MAX. | 0.170 MAX. |
| $J$ | 5.08 MAX. | 0.200 MAX. |
| K | 7.62 (T.P.) | 0.300 (T.P.) |
| L | 6.4 | 0.252 |
| M | $0.25{ }_{-0.10}^{+0.05}$ | $0.010{ }_{-0.003}^{+0.004}$ |
| N | 0.25 | 0.01 |
| P | 1.0 MIN . | 0.039 MIN . |
| R | 0~15 ${ }^{\circ}$ | 0~15 ${ }^{\circ}$ |
| P18C-100-300A,C-1 |  |  |

## 20 PIN PLASTIC SOP (300 mil)


detail of lead end


## NOTE

Each lead centerline is located within 0.12 mm ( 0.005 inch ) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | 13.00 MAX. | 0.512 MAX. |
| B | 0.78 MAX. | 0.031 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | $0.40{ }_{-0.05}^{+0.10}$ | $0.016_{-0.003}^{+0.004}$ |
| E | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| F | 1.8 MAX. | 0.071 MAX. |
| G | 1.55 | 0.061 |
| H | $7.7 \pm 0.3$ | $0.303 \pm 0.012$ |
| I | 5.6 | 0.220 |
| J | 1.1 | 0.043 |
| K | $0.20+0.10$ | $0.008_{-0.002}^{+0.004}$ |
| L | $0.6 \pm 0.2$ | $0.024{ }_{-0.009}^{+0.008}$ |
| M | 0.12 | 0.005 |
| N | 0.10 | 0.004 |
| P | $3{ }_{-3^{\circ}}+7^{\circ}$ | $3^{\circ}+7^{\circ}{ }^{\circ}$ |

## RECOMMENDED SOLDERING CONDITIONS

The following conditions must be met when soldering this product. Please consult with our sales offices when using other soldering process or under different conditions.

## Type of Surface Mounting Device

$\mu$ PD4991 AGS

| Soldering process | Soldering conditions | Symbols |
| :--- | :--- | :---: |
| Infrared ray reflow | Peak temperature of package surface: $235^{\circ} \mathrm{C}$ or below, <br> Reflow time: 30 seconds or less (210 ${ }^{\circ} \mathrm{C}$ or higher), <br> Number of reflow process: 2, Exposure limit*: None | IR35-00-2 |
| VPS | Peak temperature of package surface: $215^{\circ} \mathrm{C}$ or below, <br> Reflow time: 40 seconds or less (200 ${ }^{\circ} \mathrm{C}$ or higher), <br> Number of reflow process: 2, Exposure limit $: ~ N o n e ~$ | VP15-00-2 |
| Wave soldering | Soldering temperature: $260^{\circ} \mathrm{C}$ or below <br> Flow time: 10 seconds or less, Number of reflow process: 1, <br> Exposure limit $: ~ N o n e ~$ | WS60-00-1 |
| Partial heating <br> method | Pin temperature: $300^{\circ} \mathrm{C}$ or below, <br> Time: 10 seconds or below (per side of leads) | - |

* Exposure limit before soldering after dry-pack is opened.

Storage condition: $25^{\circ} \mathrm{C}$ and relative humidity at $65 \%$ or less.

## Caution Do not apply more than a single process once, except for "Partial heating method."

## Type of Through-Hole Device

$\mu$ PD4991 ACX

| Soldering process | Soldering conditions |
| :--- | :--- |
| Wave soldering | Soldering temperature: $260^{\circ} \mathrm{C}$ or below |

NEC $\mu$ PD4991A
[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

