# NEC 

## EXTENSION 8-BIT UP/DOWN COUNTER CMOS INTEGRATED CIRCUITS

## DESCRIPTION

The $\mu$ PD4704 is 8-bit up/down counters for extension of the $\mu$ PD4702 incremental encoder counter. They perform an up/down-count using an 8-bit width with a $\mu$ PD4702 carry or borrow signal as input. In addition, a carry output and borrow output are also provided for further extension of the count width, enabling extension to be performed in 8-bit units.

## FEATURES

- 8-bit up/down counter for extension of $\mu$ PD4702
- Count data output controllable (latch and 3-state output)
- Extension carry and borrow outputs
- CMOS, single +5 V power supply


## PIN NAMES

PIN CONFIGURATION (Top View)
Up : Up-count input
Down : Down-count input
Reset : Counter reset input
STB : Latch strobe signal input
OE : Output control signal input
CDo-7 : Count data outputs
Carry : Carry pulse output
Borrow : Borrow pulse output
ORDERING INFORMATION

| Part Number | Package |  |
| :---: | :---: | :--- |
| $\mu$ PD4704C | $20-$ pin plastic DIP | $(300 \mathrm{mil})$ |
| $\mu$ PD4704G | 20 -pin plastic SOP | $(300 \mathrm{mil})$ |

## BLOCK DIAGRAM



PIN FUNCTIONS

| Pin Name | Input/Output | Function |
| :---: | :---: | :---: |
| Up Down | Input | Up-count \& down-count signal input pins Count is performed on rise of signal. |
| Doto 7 | Output <br> (3-state) | Count data output pins. Activated when $O E$ is " $L$ ", high impedance outputs when OE is " H ". |
| Carry | Output | 8 -bit counter carry signal output pin (active-low) |
| Borrow | Output | 8 -bit counter borrow signal output pin (active-low) |
| RESET | Input (Schmitt) | 8-bit counter reset signal output pin Counter is reset when this pin is " H ". |
| OE | Input | Count data output control signal input pin |
| STB | Input | Counter data output latch signal. Data is latched on the fall of STB, and is held while STB = "L". |
| VdD |  | Power supply input pin |
| GND |  | Ground pin |

TRUTH TABLE 1 (COUNTER BLOCK)
$\times$ : H or L

| UP | DOWN | RESET | Carry | Borrow | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\times$ | $\times$ | H | $\times$ | $\times$ | Reset |
| H | $\square$ | H | $\times$ | $\square$ | Reset |
| H | $\square$ | L | $\times$ | $\times$ | Down-count |
| $\square$ | H | L | $\times$ | $\times$ | Up-count |
| L | $\square$ | L | $\times$ | $\times$ | Disabled (count undefined) |
| $\square$ | L | L | $\times$ | $\times$ | Disabled (count undefined) |
| H | L | L | H | L | Borrow output when count $=00 \mathrm{H}$ |
| L | H | L | L | H | Carry output when count $=0$ FFH |

TRUTH TABLE 2 (LATCH \& OUTPUT BLOCKS)

|  | $\times: \mathrm{H}$ or L |  |
| :---: | :---: | :--- |
| STB | OE | to $\mathrm{CD}_{7}$ |
| $\times$ | H | Output disable (3-state) |
| $\times$ | L | Output enable |
| H | $\times$ | Data through (count value load) |
| L | $\times$ | Data latch (count value retention) |

## 1. DESCRIPTION OF OPERATIONS

## (1) Count operation

The $\mu$ PD4704 is designed as 8 -bit up/down counter for extension of the $\mu$ PD4702. The first-stage Carry output is connected to the UP input of the $\mu$ PD4704, and similarly, the Borrow output is connected to the DOWN input. A count is executed on the rising edge of the UP input or DOWN input.

If the $\mu$ PD4704 is to be used alone, without being connected to the $\mu$ PD4702, either UP or the DOWN must be " H ". If a count pulse is input to UP or DOWN while the other is " L ", the count value may change.

## (2) Latch operation

An R-S flip-flop is inserted in the latch circuit input as shown in Fig. 1, and when STB is changed from "H" to "L" while the UP or DOWN input is "L", the internal latch signal STB' remains at " H " until the end of the count operation. Therefore, latching is not performed during a count operation. If STB changes from " H " to " L " tsudstb1 ( 40 ns ) or more after the falling edge of UP or DOWN, the post-count data is latched, and if STB changes from " H " to "L" within tsudstb2 ( 10 ns ) after the falling edge of UP or DOWN, then conversely, the pre-count data is latched.

Caution is required since, when UP or DOWN is "L" (during a count operation), the latch operation is kept waiting even if STB is changed from " H " to " L ", and therefore if a reset is executed the latch contents will also be reset (see Figs. 2 and 3).

Fig. 1 STB Input Circuit


Fig. 2 Relation Between STB Timing and Counter Value


Fig. 3 STB and RESET Timing


If STB changes from "H" to "L" and a reset is executed in this period, the latch is also reset.

## (3) Carry \& borrow outputs

If the counter performs an up-count operation when the count value is 0 FF , an active-low pulse is output to the Carry output (the pulse width is virtually the same as the UP or DOWN pulse L period). Similarly, if the counter performs a down-count operation when the count value is 00 H , an active-low pulse is output to the Borrow output. A Borrow pulse is also output if a down-count operation is performed while RESET is " H " (during a reset), and therefore, when a $\mu$ PD4704 is added, a reset must be executed at the same time.

## 2. OPERATING PRECAUTIONS

As the $\mu$ PD4704 incorporates an 8-bit counter, a large transient current flows in the case of a count value which changes all the bits (such as $00 н \leftrightarrow 0$ FFн or $7 \mathrm{FH} \leftrightarrow 080 н$ ). This will cause misoperation unless the impedance of the power supply line is sufficiently low. It is therefore recommended that a decoupling capacitor (of around $0.1 \mu \mathrm{~F}$ ) be connected between VDD and Vss right next to the IC as shown in Fig. 4.

Fig. 4 Decoupling Capacitor


ABSOLUTE MAXIMUM RATINGS (TA = $25^{\circ} \mathrm{C}, \mathrm{Vss}=0 \mathrm{~V}$ )

| PARAMETER | SYMBOL | RATING |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | -0.5 to +7.0 |  | V |
| Input voltage | V | -1.0 to VDD +1.0 |  | V |
| Output voltage | Vo | -0.5 to V $\mathrm{VDD}^{\text {+ }} 0.5$ |  | V |
| Operating temperature | Topt | -40 to +85 |  | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 |  | ${ }^{\circ} \mathrm{C}$ |
| Permissible loss | PD | 500 (DIP) | 200 (SOP) | mW |

DC CHARACTERISTICS (TA = $\mathbf{- 4 0}$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | TEST CONDITIONS | RATING |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
| Input voltage low | VIL |  |  | 0.8 | V |
| Input voltage high | $\mathrm{V}_{\mathrm{H}}$ | Reset | 2.6 |  | V |
|  | $\mathrm{V}_{\text {H }}$ | Other than the above | 2.2 |  | V |
| Output voltage low | Vol | $\mathrm{loL}=12 \mathrm{~mA}$ |  | 0.45 | V |
| Output voltage high | Voн | $\mathrm{IOH}=-4 \mathrm{~mA}$ | VDD -0.8 |  | V |
| Static consumption current | Ido | $V_{1}=V_{\text {do }}, V_{S S}$ |  | 50 | $\mu \mathrm{A}$ |
| Input current | 1 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {Ss }}$ | -1.0 | 1.0 | $\mu \mathrm{A}$ |
| 3-state output leak current | loff |  | -10 | 10 | $\mu \mathrm{A}$ |
| Dynamic consumption current | ldo dyn | $\mathrm{fiN}=16 \mathrm{MHz}, \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$ |  | 12 | mA |
| Hysteresis voltage | $\mathrm{V}_{\mathrm{H}}$ | Reset | 0.2 |  | V |

## AC CHARACTERISTICS (TA = $\mathbf{- 4 0}$ to $\left.+85^{\circ} \mathrm{C}, \mathrm{VDD}=+5 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER |  | SYMBOL | TEST CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cycle | tcyct | $\mathrm{fin}_{\text {i }}=16 \mathrm{MHz}$ | 60 |  | ns |
|  | Input pulse width | tpwud |  | 25 |  | ns |
|  |  | tpwudh |  | 35 |  | ns |
| Down | Setup time | tspsud |  | 0 |  | ns |
|  | Up/down switchover setupt time | tsudm |  | 100 |  | ns |
| CDoto 7 | Reset time | torscd |  |  | 60 | ns |
|  | Output delay | toudcd |  |  | 70 | ns |
|  | Output delay | tboecd |  |  | 50 | ns |
|  | Output delay | tostbci |  |  | 50 | ns |
|  | Float time | tfoecd |  |  | 40 | ns |
| Carry | Output delay | toudcb1 |  |  | 50 | ns |
|  |  | tbudcb2 |  |  | 100 | ns |
| Borrow | Output pulse width | tpwcb |  | 30 |  | ns |
| RESET | Reset pulse width | tpwrs |  | 40 |  | ns |
| STB | Setting time | tsudstb1 |  | 40 |  | ns |
|  |  | tsudstb2 |  | 10 |  | ns |

AC Timings
Fig. 1 Up/Down Signal Input Timing


Fig. 2 Count Data Output Timing


Fig. 3 Carry/Borrow Signal Output Timing


Fig. 4 Strobe Signal Output Timing


## Consumption Current Measurement Circuit



## AC Test Input Waveform



- 3 state output



## NEC

## Sample Application Circuits

## 16-bit counter



The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

## RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) must be met when soldering this product.
Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

## TYPES OF SURFACE MOUNT DEVICE

For more details, refer to our document "Semiconductor Device Mounting Technology Manual" (IEI-1207).
$\mu$ PD4704G

| Soldering process | Soldering conditions | Symbol |
| :---: | :---: | :---: |
| Infrared ray reflow | Peak package's surface temperature: $235^{\circ} \mathrm{C}$ or below Reflow time: 30 seconds or below ( $210^{\circ} \mathrm{C}$ or higher), Number of reflow process: 2, Exposure limit*: None | IR35-00-2 |
| VPS | Peak package's surface temperature: $215^{\circ} \mathrm{C}$ or below Reflow time: 40 seconds or below ( $200{ }^{\circ} \mathrm{C}$ or higher), Number of reflow process: 2, Exposure limit*: None | VP15-00-2 |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or below, <br> Number of flow process: 1, Exposure limit*: None | WS60-00-1 |
| Partial heating method | Terminal temperature: $300^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or below, <br> Exposure limit*: None | $\bigcirc$ |

* Exposure limit before soldering after dry-pack package is opened.

Storage conditions: $25^{\circ} \mathrm{C}$ and relative humidity at $65 \%$ or less.

Note Do not apply more than a single process at once, except for "Partial heating method".

## TYPES OF THROUGH HOLE MOUNT DEVICE

$\mu$ PD4704C

| Soldering process | Soldering conditions | Symbol |
| :--- | :--- | :--- |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ or below, <br> Flow time: 10 seconds or below |  |

## REFERENCE

|  | Dcodument name | Document No. |
| :--- | :---: | :---: |
| NEC semiconductor device reliability/quality control system | IEI-1212 |  |
| Quality grade on NEC semiconductor devices | IEI-1209 |  |
| Semiconductor device mounting technology manual | IEI-1207 |  |
| Semiconductor device package manual | IEI-1213 |  |
| Guide to quality assurance for semiconductor devices | MEI-1202 |  |
| Semiconductor selection guide | MF-1134 |  |

## 20PIN PLASTIC DIP (300 mil)



## NOTES

1) Each lead centerline is located within 0.25 mm ( 0.01 inch ) of its true position (T.P.) at maximum material condition.
2) Item " $K$ " to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | 25.40 MAX. | 1.000 MAX. |
| B | 1.27 MAX. | 0.050 MAX. |
| C | 2.54 (T.P.) | 0.100 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 1.1 MIN. | 0.043 MIN . |
| G | $3.5 \pm 0.3$ | $0.138 \pm 0.012$ |
| H | 0.51 MIN . | 0.020 MIN . |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 7.62 (T.P.) | 0.300 (T.P.) |
| L | 6.4 | 0.252 |
| M | $0.25{ }_{-0.10}^{+0.10}$ | $0.010_{-0.004}^{+0.004}$ |
| N | 0.25 | 0.01 |
| P | 0.9 MIN . | 0.035 MIN . |
| R | 0~15 ${ }^{\circ}$ | 0~15 ${ }^{\circ}$ |
| P20C-100-300A,C- |  |  |

## 20 PIN PLASTIC SOP (300 mil)

detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 13.00 MAX. | 0.512 MAX. |
| B | 0.78 MAX. | 0.031 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | $0.40_{-0.05}^{+0.10}$ | $0.016_{-0.003}^{+0.004}$ |
| E | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| F | 1.8 MAX. | 0.071 MAX. |
| G | 1.55 | 0.061 |
| H | $7.7 \pm 0.3$ | $0.303 \pm 0.012$ |
| I | 5.6 | 0.220 |
| J | 1.1 | 0.043 |
| K | $0.20_{-0}^{+0.10}$ | $0.008_{-0.002}^{+0.004}$ |
| L | $0.6 \pm 0.2$ | $0.024_{-0.009}^{+0.008}$ |
| M | 0.12 | 0.005 |
| N | 0.10 | 0.004 |
| P | $3^{\circ}+7^{\circ}$ | $3^{\circ}+7^{\circ}$ |
|  |  | P20GM-50-300B C-4 |

NEC $\mu$ PD4704
[MEMO]

NEC $\mu$ PD4704
[MEMO]

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

