

UCC29002 UCC39002

SLUS495C – SEPTEMBER 2001 – REVISED JULY 2003

DESCRIPTION (continued)

During transient conditions while adding or removing power supplies, the UCC39002 protects the system by keeping the load share bus disconnected from the remaining supplies. By disabling the adjust function in case a short of the load share bus occurs to either GND or the supply rail, it also provides protection for the system against erroneous output voltage adjustment.

The UCC39002 also meets Intel's SSI (Server System Infrastructure) loadshare specifications of a single-line load share bus and scalable load share voltage for any level of output currents.

The UCC39002 family is offered in 8-pin MSOP (DGK), SOIC (D), and PDIP (P) packages.


absolute maximum ratings over operating free-air temperature (unless otherwise noted)^{†§}

| | | |
|--|-------|---|
| Supply voltage, current limited (V_{DD}) | | -0.3 V to 15 V |
| Supply voltage, voltage source (V_{DD}) | | -0.3 V to 13.5 V |
| Input voltage, current sense amplifier (V_{CS+} , V_{CS-}) | | -0.3 V to $V_{DD} + 0.3$ V |
| Current sense amplifier output voltage (V_{CSO}) | | -0.3 V to V_{DD} |
| Load share bus voltage (V_{LS}) | | -0.3 V to V_{DD} |
| Supply current ($I_{DD} + I_{ZENER}$) | | 10 mA |
| Adjust pin input voltage (V_{ADJ}) | | $V_{EAO} + 1$ V < $V_{ADJ} \leq V_{DD}$ |
| Adjust pin sink current (I_{ADJ}) | | 6 mA |
| Operating junction temperature range, T_J | | -55°C to 150°C |
| Storage temperature range T_{stg} | | -65°C to 150°C |
| Lead Temperature, T_{sol} (Soldering, 10 seconds) | | 300°C |


[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.

SOIC (D) OR MSOP (DGK) PACKAGE
(TOP VIEW)



PDIP (P) PACKAGE
(TOP VIEW)



AVAILABLE OPTIONS

| $T_A = T_J$ | PACKAGED DEVICES | | |
|----------------|-------------------------|---------------------------|------------|
| | SOIC-8 (D) [†] | MSOP-8 (DGK) [†] | PDIP-8 (P) |
| -40°C to 105°C | UCC29002D | UCC29002DGK | UCC29002P |
| 0°C to 70°C | UCC39002D | UCC39002DGK | UCC39002P |

[†] The D and DGK packages are available taped and reeled. Add R suffix to device type (e.g. UCC39002DR) to order quantities of 2,500 devices per reel.

electrical characteristics $V_{DD} = 12\text{ V}$, $0^\circ\text{C} < T_A < 70^\circ\text{C}$ for the UCC39002, $-40^\circ\text{C} < T_A < 105^\circ\text{C}$ for the UCC29002, $T_A = T_J$ (unless otherwise noted)

general

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------|----------------------------|-------|-------|-------|-------|
| Supply current | LS with no load, ADJ = 5 V | | 2.5 | 3.5 | mA |
| VDD clamp voltage | IDD = 6 mA | 13.50 | 14.25 | 15.00 | V |

undervoltage lockout

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------|-----------------|-------|-------|-------|-------|
| Start-up voltage ⁽¹⁾ | | 4.175 | 4.375 | 4.575 | V |
| Hysteresis | | 0.200 | 0.375 | 0.550 | |

current sense amplifier

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------|---------------------------------------|---|------|------|----------------------------|
| V _{IO} | Input offset voltage | T _A = 25°C V _{IC} = 0.5 V or 11.5 V, V _{CSO} = 5 V | -100 | 100 | μV |
| | | | | | Over-temperature variation |
| A _v | Gain | 75 | 90 | | dB |
| CMRR | Common mode rejection ratio | 75 | 90 | | |
| I _{BIAS} | Input bias current (CS+, CS-) | -0.6 | | 0.6 | μA |
| V _{OH} | High-level output voltage (CSO) | 10.7 | 11.0 | 11.8 | V |
| V _{OL} | Low-level output voltage (CSO) | 0.00 | 0.10 | 0.15 | |
| I _{OH} | High-level output current (CSO) | -1 | -1.5 | | mA |
| I _{OL} | Low-level output current (CSO) | 1 | 1.5 | | |
| GBW | Gain bandwidth product ⁽²⁾ | | 2 | | MHz |

load share driver (LS)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS | |
|--------------------|--|-------------------------|----------------------|------|-------|--------|
| V _{RANGE} | Input voltage range | 0 | | 10 | V | |
| V _{OUT} | Output voltage | V _{CSO} = 1 V | 0.995 | 1 | | 1.005 |
| | | V _{CSO} = 10 V | 9.995 | 10 | | 10.005 |
| V _{OL} | Low-level output voltage | 0.00 | 0.10 | 0.15 | | |
| V _{OH} | High-level output voltage ⁽²⁾ | | V _{DD} -1.7 | | | |
| I _{OUT} | Output current | -1 | -1.5 | | mA | |
| I _{SC} | Short circuit current | -10 | -20 | | | |
| V _{SHTDN} | Driver shutdown threshold | 0.3 | 0.5 | 0.7 | V | |

load share bus protection

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS | | |
|------------------|--------------------------|--|---|-----|-------|----|----|
| I _{ADJ} | Adjust amplifier current | V _{CSO} = 2 V, V _{EAO} = 2 V, | V _{LS} = V _{DD} , V _{ADJ} = 5 V | 0 | 5 | 10 | μA |
| | | V _{CSO} = 2 V, V _{EAO} = 2 V, | V _{LS} = 0 V, V _{ADJ} = 5 V | 0 | 5 | 10 | |

- (1) Enables the load share bus at start-up.
- (2) Ensured by design. Not production tested.

electrical characteristics $V_{DD} = 12\text{ V}$, $0^\circ\text{C} < T_A < 70^\circ\text{C}$ for the UCC39002, $-40^\circ\text{C} < T_A < 105^\circ\text{C}$ for the UCC29002, $T_A = T_J$ (unless otherwise noted) (continued)

error amplifier

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-----------|---------------------------|---|------|------|------|-------|
| V_{OH} | High-level output voltage | $I_{OUT_EAO} = 0\text{ mA}$ | 3.50 | 3.65 | 3.80 | V |
| g_M | Transconductance | $I_{EAO} = \pm 50\ \mu\text{A}$ | | 14 | | mS |
| I_{OH} | High-level output current | $V_{LS} - V_{CSO} = 0.4\text{ V}$, $V_{REAO} = 2.2\text{ k}\Omega$ | 0.70 | 0.85 | 1.00 | mA |

ADJ buffer


| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|------------|-------------------------|---|------|------|------|---------------|
| V_{IO} | Input offset voltage(2) | $V_{ADJ} = 1.5\text{ V}$, $V_{EAO} = 0\text{ V}$, | | -60 | | mV |
| I_{SINK} | Sink current | $V_{ADJ} = 5.0\text{ V}$, $V_{EAO} = 0\text{ V}$ | 0 | 5 | 10 | μA |
| I_{SINK} | Sink current | $T_A = 25^\circ\text{C}$ | 3.60 | 3.95 | 4.30 | mA |
| | | $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ | | | | |
| | | $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$ | | | | |
| | | $V_{ADJ} = 5.0\text{ V}$, $V_{EAO} = 2.0\text{ V}$, $LS = \text{floating}$ | 3.45 | 3.95 | 4.45 | |
| | | | 3.35 | 3.95 | 4.55 | |

- (1) Enables the load share bus at start-up.
- (2) Ensured by design. Not production tested.

TERMINAL FUNCTIONS


| TERMINAL | | I/O | DESCRIPTION |
|----------|-----|-----|---|
| NAME | NO. | | |
| ADJ | 5 | O | Adjust amplifier output. This is the buffered output of the error amplifier block to adjust output voltage of the power supply being controlled. This pin must always be connected to a voltage equal to or greater than $V_{EAO} + 1\text{ V}$. |
| CS- | 1 | I | Current sense amplifier inverting input. |
| CS+ | 2 | I | Current sense amplifier non-inverting input. |
| CSO | 8 | O | Current sense amplifier output. |
| EAO | 6 | O | Output for load share error amplifier. (Transconductance error amplifier.) |
| GND | 4 | - | Ground. Reference ground and power ground for all device functions. |
| LS | 7 | I/O | Load share bus. Output of the load share bus driver amplifier. |
| VDD | 3 | I | Power supply providing bias to the device. |

typical high-side current sensing application



UDG-01078

functional block diagram



UDG-02086

FUNCTIONAL DESCRIPTION

differential current sense amplifier (CS+, CS-, CSO)

The UCC39002 features a high-gain and high-precision amplifier to measure the voltage across a low-value current sense resistor. Since the amplifier is fully uncommitted, the current sense gain is user programmable. The extremely low input offset voltage of the UCC39002 current sense amplifier makes it suitable to measure current information across a low value sense resistor. Furthermore, the input common mode range includes ground and the positive supply rail of the UCC39002 (V_{DD}). Accordingly, the current sense resistor can be placed in the ground return path or in the positive output rail of the power supply V_O as long as $V_O \leq V_{DD}$.

load share bus driver amplifier (CSO)

This is a unity-gain buffer amplifier to provide separation between the load share bus voltage and the output of the current sense amplifier. The circuit implements an ideal diode with virtually 0 V forward voltage drop by placing the diode inside the feedback loop of the amplifier. The diode function is used to automatically establish the role of the master module in the system. The UCC39002 which is assigned to be the master uses the load share bus driver amplifier to copy its output current information on to the load share bus.

All slave units, with lower output current levels by definition, have this "ideal diode" reversed biased ($V_{CSO} < V_{LS}$). Consequently, the V_{CSO} and V_{LS} signals will be separated. That allows the error amplifier of the UCC39002 to compare its respective module's output current to the master module's output current and make the necessary corrections to achieve a balanced current distribution.

FUNCTIONAL DESCRIPTION

Since the bus is always driven by a single load share bus driver amplifier, the number of modules (n) are limited by the output current capability of the amplifier according to:

$$n = \frac{100 \text{ k}\Omega \times I_{\text{OUT,MIN}}}{V_{\text{LS,FULL_SCALE}}} \quad (1)$$

where 100 k Ω is the input impedance of the LS pin as shown in the block diagram, $I_{\text{OUT,MIN}}$ is given in the data sheet and $V_{\text{LS,FULL_SCALE}}$ is the maximum voltage on the load share bus at full load.

Note that the number of parallel units can be increased by reducing the full scale bus voltage, i.e. by reducing the current sense gain.

load share bus receiver amplifier (LS)

The load share bus receiver amplifier is a unity gain buffer monitoring the load share bus voltage. Its primary purpose is to ensure that the load share bus is not loaded by the internal impedances of the UCC39002.

error amplifier (EAO)

As pictured in the block diagram, the UCC39002 employs a transconductance also called g_M type error amplifier. The g_M amplifier was chosen because it requires only one pin, the output to be accessible for compensation.

The purpose of the error amplifier is to compare the average, per module current level to the output current of the respective module controlled by the UCC39002. It is accommodated by connecting the buffered V_{LS} voltage to its non-inverting input and the V_{CSO} signal to its inverting input. If the average per module current, represented by the load share bus is higher than the module's own output current, an error signal will be developed across the compensation components connected between the EAO pin and ground. The error signal is then used by the adjust amplifier to make the necessary output voltage adjustments to ensure equal output currents among the parallel operated power supplies.

In case the UCC39002 assumes the role of the master load share controller in the system or it is used in conjunction with a stand alone power module, the measured current signal on V_{CSO} is approximately equal to the V_{LS} voltage. To avoid erroneous output voltage adjustment, the input of the error amplifier incorporates a typically 25 mV offset to ensure that the inverting input of the error amplifier is biased higher than the non-inverting input. Consequently, when the two signals are equal, there will be no adjustment made and the initial output voltage set point is maintained.

adjust amplifier output (ADJ)

A current proportional to the error voltage V_{EAO} on pin 6 is sunk by the ADJ pin. This current flows through the adjust resistor R_{ADJ} and changes the output voltage of the module controlled by the UCC39002. The amplitude of the current is set by the 500- Ω internal resistor between ground and the emitter of the amplifier's open collector output transistor according to Figure 1. The adjust current value is given as:

$$I_{\text{ADJ}} = \frac{V_{\text{EAO}}}{500 \text{ }\Omega} \quad (2)$$


At the master module V_{EAO} is 0 V, thus the adjust current must be zero as well. This ensures that the output voltage of the master module remains at its initial output voltage set point at all times.

Furthermore, at insufficient bias level, during a fault or when the UCC39002 is disabled, the non-inverting input of the adjust amplifier is pulled to ground to prevent erroneous adjustment of the module's output voltage by the load share controller.

FUNCTIONAL DESCRIPTION

enable function (CS+, CS-)

The two inputs of the current sense amplifier are also used for implementing an ENABLE function. During normal operation CS- = CS+ and the internal offset added between the CS- voltage and the inverting input of the enable comparator ensures that the UCC39002 is always enabled. By forcing the CS- pin approximately 0.5-V above the CS+ pin, the UCC39002 can be forced into a disable mode. While disabled, the UCC39002 disconnects itself from the load share bus and its adjust current is zero.




UDG-02087

Figure 1. Enable Comparator

fault protection

Accidentally, the load share bus might be shorted to ground or to the positive bias voltage of the UCC39002. These events might result in erroneous output voltage adjustment. For that reason, the load share bus is continuously monitored by a window comparator as shown in Figure 2.



UDG-02088

Figure 2. Fault Protection Comparators

The FAULT signal is handled by the start up and adjust logic which pulls the non-inverting input of the adjust amplifier low when the FAULT signal is asserted.

FUNCTIONAL DESCRIPTION

start up and adjust logic


The start up and adjust logic responds to unusual operating conditions during start up, fault and disable. Under these circumstances the information obtainable by the error amplifier of the UCC39002 is not sufficient to make the right output voltage adjustment, therefore the adjust amplifier is forced to certain known states. Similarly, the driver amplifier of UCC39002 is disabled during these conditions.

During start up, the load share driver amplifier is disabled by the disconnect switch and the adjust amplifier is forced to sink the maximum current through the adjust resistor. This operating mode ensures that the module controlled by the UCC39002 will be able to engage in sharing the load current since its output will be adjusted to a sufficiently high voltage. Both the load share driver and the adjust amplifiers revert to normal operation as soon as the measured current exceeds 80% of the average per module current level represented by the bus voltage.

In case of a fault shorting the load share bus to ground or to the bias of the UCC39002 the load share bus driver and the adjust amplifiers are disabled. The same action takes place when the UCC39002 is disabled using the CS+ and CS- pins or when the bias voltage is below the minimum operating voltage.

bias and bias OK circuit (VDD)

The UCC39002 is built on a 15-V, high performance BiCMOS process. Accordingly the maximum voltage across the V_{DD} and GND pins (pin 3 and 4 respectively) is limited to 15 V. The recommended maximum operating voltage is 13.5 V which corresponds to the tolerance of the on-board 14.2-V Zener clamp circuit. In case the bias voltage could exceed the 13.5-V limit, the UCC39002 should be powered through a current limiting resistor. The current into the V_{DD} pin must be limited to 10 mA as listed in the absolute maximum ratings table.



UDG-02089

Figure 3. V_{DD} Clamp and Bias Monitor

The UCC39002 does not have an undervoltage lockout circuit. The bias OK comparator works as an enable function with a 4.375-V threshold. While V_{DD} < 4.375 V the load share control functions are disabled. While this might be inconvenient for some low voltage applications it is necessary to ensure high accuracy. The load share accuracy is dependent on working with relatively large signal amplitudes on the load share bus. If the internal offsets, current sense error and ground potential difference between the UCC39002 controllers are comparable in amplitude to the load share bus voltage, they can cause significant current distribution error in the system. The maximum voltage on the load share bus is limited approximately 1.7-V below the bias voltage level (V_{DD}) which would result in an unacceptably low load share bus amplitude therefore poor accuracy at low V_{DD} levels. To circumvent this potential design problem, the UCC39002 won't operate below the above mentioned 4.375-V bias voltage threshold. If the system does not have a suitable bias voltage available to power the UCC39002, it is recommended to use an inexpensive charge pump which can generate the bias voltage for all the UCC39002s in the load share system.

DESIGN PROCEDURE

The following is a practical step-by-step design procedure on how to use the UCC39002 to parallel power modules for load sharing.

paralleling the power modules

- V_{OUT} = nominal output voltage of the modules to be paralleled
- $I_{OUT(max)}$ = maximum output current of each module to be paralleled
- ΔV_{ADJ} = maximum output voltage adjustment range of the power modules to be paralleled
- N = number of modules

NOTE: The power modules to be paralleled must be equipped with true remote sense or access to the feedback divider of the module's error amplifier.

A typical high side application for a single module is shown in Figure 5 and is repeated for each module to be paralleled.





Figure 5. Typical High-Side Application for Single Power Module

In Figure 5, P1 represents the output voltage terminals of the module, S1 represents the remote sense terminals of the module, and a signal on the SB2 terminal will enable the disconnect feature of the device. The load share bus is the common bus between all of the paralleled load share controllers. VDD must be decoupled with a good quality ceramic capacitor returned directly to GND.

DESIGN PROCEDURE

measuring the modules' loop

Using the configuration in Figure 6, measure the unity gain crossover frequency of the power modules to be paralleled. A typical resultant bode plot is shown in Figure 7.



UDG-02079

Figure 6. Unity Gain Crossover Frequency Measurement Connection Diagram




Figure 7. Power Module Bode Plot

DESIGN PROCEDURE

the sense resistor

Selection of the sense resistor is limited by its voltage drop at maximum module output current. This voltage drop should be much less than the voltage adjustment range of the module:

$$I_{OUT(max)} \times R_{SENSE} \ll \Delta V_{ADJ(max)} \quad (3)$$

Other limitations for the sense resistor are the desired minimum power dissipation and available component ratings.

the CSA gain

The gain of the current sense amplifier is configured by the compensation components between Pin 1, CS–, and Pin 8, CSO, of the load share device. The voltage at the CSO pin is limited by the saturation voltage of the internal current sense amplifier and must be at least two volts less than VDD:

$$V_{CSO(max)} < VDD - 2 V \quad (4)$$

The maximum current sense amplifier gain is equal to:

$$A_{CSA} = \frac{V_{CSO}}{(R_{SENSE} \times I_{OUT(max)})} \quad (5)$$

Referring to Figure 5, the gain is equal to R16/R15 and a high-frequency pole, configured with C13, is used for noise filtering. This impedance is mirrored at the CS+ pin of the differential amplifier as shown.

The current sense amplifier output voltage, V_{CSO} , serves as the input to the unity gain LS bus driver. The module with the highest output voltage forward biases the internal diode at the output of the LS bus driver and determine the voltage on the load share bus, V_{LS} . The other modules act as slaves and represent a load on the I_{VDD} of the module due to the internal 100-k Ω resistor at the LS pin. This increase in supply current for the master module is equal to $N(V_{LS}/100 \text{ k}\Omega)$.

determining R_{ADJUST}

The Sense+ terminal of the module is connected to the ADJ pin of the load-share controller. By placing a resistor between this ADJ pin and the load, an artificial Sense+ voltage is created from the voltage drop across R_{ADJUST} due to the current sunk by the internal NPN transistor. The voltage at the ADJ pin must be maintained at approximately 1 V above the voltage at the EAO pin. This is necessary in order to keep the transistor at the output of the internal adjust amplifier from saturating. To fulfill this requirement, R_{ADJUST} is first calculated using the following equation:

$$R_{ADJUST} \geq \frac{[\Delta V_{ADJ(max)} - (I_{OUT(max)} \times R_{SENSE})] \times 500 \Omega}{[V_{OUT} - \Delta V_{ADJ(max)} + (I_{OUT(max)} \times R_{SENSE}) - 1 V]} \quad (6)$$

DESIGN PROCEDURE

Also needed for consideration is the actual adjust pin current. The maximum sink current for the ADJ pin, $I_{ADJ(max)}$, is 6 mA as determined by the internal 500- Ω emitter resistor and 3-V clamp. The value of adjust resistor, R_{ADJUST} , is based upon the maximum adjustment range of the module, $\Delta V_{ADJ(max)}$. This adjust resistor is determined using the following formula:

$$R_{ADJUST} \geq \frac{\left[\Delta V_{ADJ(max)} - (I_{OUT(max)} \times R_{SENSE}) \right]}{I_{ADJ(max)}} \quad (7)$$

By selecting a resistor that meets both of these minimum requirements, the ADJ pin will be at least 1 V greater than the EAO voltage and the adjust pin sink current will not exceed its 6 mA maximum.

error amplifier compensation

The total load-share loop unity-gain crossover frequency, f_{CO} , should be set at least one decade below the measured crossover frequency of the paralleled modules previously measured, $f_{CO(module)}$. (See Figure 7) Compensation of the transconductance error amplifier is accomplished by placing the compensation resistor, R_{EAO} , and capacitor, C_{EAO} , between EAO and GND. The values of these components is determined using equations (8) and (13).

$$C_{EAO} = \left(\frac{g_M}{\pi f_{CO}} \right) (A_{CSA}) (A_V) (A_{ADJ}) (A_{PWR}(f_{CO})) \quad (8)$$

Where:

- g_M is the transconductance of the error amplifier, typically 14 mS,
- f_{CO} is equal to the desired crossover frequency in Hz of the load share loop, typically $f_{CO} (module)/10$,
- A_{CSA} equals R_{16}/R_{15} ,
- A_V is the voltage gain, equal to R_{SENSE}/R_{LOAD} ,
- A_{ADJ} is the gain associated with the adjust amplifier, equal to $R_{ADJUST}/500 \Omega$,
- $A_{PWR}(f_{CO})$ is the measured gain of the power module at the desired load share crossover frequency, converted from dB to V/V

$$A_{CSA} = \frac{R_{16}}{R_{15}} \quad (9)$$

$$A_V = \frac{R_{SENSE}}{R_{LOAD}} \quad (10)$$

$$A_{ADJ} = \frac{R_{ADJUST}}{500 \Omega} \quad (11)$$

$$A_{PWR}(f_{CO}) = \text{from power module's Bode plot (Fig. 7)} \quad (12)$$

Once the C_{EAO} capacitor is determined, R_{EAO} is selected to achieve the desired loop response:

$$R_{EAO} = \frac{1}{\left[2\pi (C_{EAO}) (f_{CO}) \right]} \quad (13)$$

DESIGN PROCEDURE

references

For further details, refer to the following document:

- Reference Design, *48-V_{IN}, 12-V_{OUT} Loadshare System Using UCC39002 with Three DC/DC PH-100S4 Modules*, Texas Instruments Literature No. SLUA270

For a more complete description of general load sharing topics, refer to the following documents.


- Application Note, *The UC3902 Load Share Controller and Its Performance in Distributed Power Systems*, TI Literature No. SLUA128
- Application Note, *UC3907 Load Share IC Simplifies Parallel Power Supply Design*, TI Literature No. SLUA147

MECHANICAL DATA

D (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion.
 D. Falls within JEDEC MO-187

MECHANICAL DATA

P (PDIP)

PLASTIC DUAL-IN-LINE



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MS-001

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated