V_{DD}

RESET

RESET

MR 7

6

D OR DGN PACKAGE (TOP VIEW)

SENSE1

SENSE2 [

WDI [

GND [

3

- **Dual Supervisory Circuits for DSP and Processor-Based Systems**
- Power-On Reset Generator with Fixed Delay Time of 200 ms, no External **Capacitor Needed**
- Watchdog Timer Retriggers the RESET Output at SENSEn $\geq V_{IT+}$
- **Temperature-Compensated Voltage** Reference
- Maximum Supply Current of 40 μA
- Supply Voltage Range . . . 2.7 V to 6 V
- Defined \overline{RESET} Output from $V_{DD} \ge 1.1 \text{ V}$
- MSOP-8 and SO-8 Packages
- Temperature Range . . . − 40°C to 85°C

typical applications

Figure 1 lists some of the typical applications for the TPS3305 family, and a schematic diagram for a DSP-based system application. This application uses TI part numbers TPS3305-25, TPS7133, TPS71025, and TMS320VC549.




Figure 1. Applications Using the TPS3305 Family

description

The TPS3305 family is a series of micropower supply voltage supervisors designed for circuit initialization, primarily in DSP and processor-based systems, which require two supply voltages.

The product spectrum of the TPS3305 is designed for monitoring two independent supply voltages of 3.3 V/1.8 V, 3.3 V/2.5 V or 3.3 V /5 V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description (continued)

The various supply voltage supervisors are designed to monitor the nominal supply voltage, as shown in the following supply voltage monitoring table.

SUPPLY VOLTAGE MONITORING

DEVICE	NOMINAL SUPE	RVISED VOLTAGE	THRESHOLD	VOLTAGE (TYP)
DEVICE	SENSE1	SENSE2	SENSE1	SENSE2
TPS3305-18	3.3 V	1.8 V	2.93 V	1.68 V
TPS3305-25	3.3 V	2.5 V	2.93 V	2.25 V
TPS3305-33	5 V	3.3 V	4.55 V	2.93 V

During power-on, RESET is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors the SENSEn inputs and keeps RESET active as long as SENSEn remains below the threshold voltage V_{IT+}.

An internal timer delays the return of the RESET output to the inactive state (high) to ensure proper system reset. The delay time, $t_{dtyp} = 200$ ms, starts after SENSE1 and SENSE2 inputs have risen above the threshold voltage V_{IT+} . When the voltage at SENSE1 or SENSE2 input drops below the threshold voltage V_{IT-} , the \overline{RESET} output becomes active (low) again.

The TPS3305-xx devices integrate a watchdog timer that is periodically triggered by a positive or negative transition of WDI. When the supervising system fails to retrigger the watchdog circuit within the time-out interval, $t_{t(out)} = 1.6 \text{ s}$, RESET becomes active for the time period t_d . This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3305-xx family of devices incorporates a manual reset input, MR. A low level at MR causes RESET to become active. In addition to the active-low RESET output, the TPS3305-xx family includes an active-high RESET output.

The TPS3305-xx devices are available in either 8-pin MSOP or standard 8-pin SO packages.

The TPS3305-xx family is characterized for operation over a temperature range of – 40°C to 85°C.

AVAILABLE OPTIONS

	PACKAGEI	DEVICES			
TA	SMALL OUTLINE (D)	PowerPAD™ μ-SMALL OUTLINE (DGN)	MARKING DGN PACKAGE	CHIP FORM (Y)	
	TPS3305-18D	TPS3305-18DGN	TIAAM	TPS3305-18Y	
–40°C to 85°C	TPS3305-25D	TPS3305-25DGN	TIAAN	TPS3305-25Y	
	TPS3305-33D	TPS3305-33DGN	TIAAO	TPS3305-33Y	

PowerPAD is a trademark of Texas Instruments Incorporated.




description (continued)

FUNCTION/TRUTH TABLES


MR	SENSE1>VIT1	SENSE2>VIT2	RESET	RESET
L	x† x†		L	Н
Н	0	0	L	Н
Н	0	0	L	Н
Н	0	1	L	н
Н	0	1	L	н
Н	1	0	L	н
Н	1	0	L	н
Н	1	1	L	Н
Н	1	1	Н	L

[†]X = Don't care

functional block diagram




timing diagram



TPS3305Y chip information

These chips, when properly assembled, display characteristics similar to those of the TPS3305. Thermal compression or ultrasonic bonding may take place on the doped aluminium bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.



Terminal Functions

TERMIN	TERMINAL		DESCRIPTION
NAME	NO.	1/0	DESCRIFTION
GND	4		Ground
MR	7	- 1	Manual reset
RESET	5	0	Active-low reset output
RESET	6	0	Active-high reset output
SENSE1	1	- 1	Sense voltage input 1
SENSE2	2	- 1	Sense voltage input 2
WDI	3	I	Watchdog timer input
V_{DD}	8		Supply voltage

TPS3305-18, TPS3305-25, TPS3305-33 DUAL PROCESSOR SUPERVISORS

SLVS198 - DECEMBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note1)	7 V
All other pins (see Note 1)	$\ldots \ldots -0.3$ V to 7 V
Maximum low output current, I _{OL}	5 mA
Maximum high output current, IOH	– 5 mA
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{DD}$)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±20 mA
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Soldering temperature	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	
DGN	2.14 mW	17.1 mW/°C	1.37 mW	1.11 mW	
D	725 mW	5.8 mW/°C	464 mW	377 mW	

recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V _{DD}	2.7	6	V
Input voltage at MR and WDI, V _I	0	V _{DD} +0.3	V
Input voltage at SENSE1 and SENSE2, V _I	0	(V _{DD} +0.3)V _{IT} /1.25V	V
High-level input voltage at MR and WDI, VIH	0.7xV _{DD}		V
Low-level input voltage at MR and WDI, V _{IL}		0.3×V _{DD}	V
Input transition rise and fall rate at MR, Δt/ΔV		50	ns/V
Operating free-air temperature range, TA	-40	85	°C

NOTE 1: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000 h continuously.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	MIN	TYP	MAX	UNIT	
			$V_{DD} = 2.7 \text{ V to 6}$	V, I _{OH} = -20 μA	V _{DD} - 0.2V				
V_{OH}	High-level output voltage		$V_{DD} = 3.3 \text{ V},$	I _{OH} = -2 mA	V _{DD} - 0.4V			V	
			V _{DD} = 6 V,	$I_{OH} = -3 \text{ mA}$	V _{DD} - 0.4V				
			$V_{DD} = 2.7 \text{ V to 6}$	V, I _{OL} = 20 μA			0.2		
VOL	Low-level output voltage		V _{DD} = 3.3 V,	I _{OL} = 2 mA			0.4	V	
			V _{DD} = 6 V,	IOL = 3 mA			0.4		
	Power-up reset voltage (see Note 2)		V _{DD} ≥ 1.1 V,	I _{OL} = 20 μA			0.4	V	
					1.64	1.68	1.72		
		VSENSE1,	$V_{DD} = 2.7 \text{ V to 6}$	V,	2.20	2.25	2.30	V	
		VSENSE2	$T_A = 0^{\circ}C \text{ to } 85^{\circ}C$		2.86	2.93	3	V	
V	Negative-going input threshold voltage				4.46	4.55	4.64		
V _{IT} –	(see Note 3)				1.64	1.68	1.73		
		VSENSE1,	$V_{DD} = 2.7 \text{ V to 6}$	V,	2.20	2.25	2.32	,	
		VSENSE2	T _A =-40°C to 85°0	0	2.86	2.93	3.02		
					4.46	4.55	4.67		
		•	V _{IT} _ = 1.68 V			15			
M.	Hysteresis at VSENSEn input		V _{IT} _ = 2.25 V			20		mV	
V_{hys}			V _{IT} _ = 2.93 V			30			
			V _{IT} _ = 4.55 V			40			
I _{H(AV)}	Average high-level input current		WDI = V _{DD} = 6 V Time average (dc	= 88%)		100	150		
I _{L(AV)}	Average low-level input current	WDI	WDI = 0 V, Time average (dc	V _{DD} = 6 V, = 12%)		-15	-20	μΑ	
		WDI	$WDI = V_{DD} = 6 V$			120	170		
	I Park Tarrel Secret comment	MR	$\overline{MR} = 0.7 \times V_{DD}$	V _{DD} = 6 V		-130	-180		
lΗ	High-level input current	SENSE1	VSENSE1 = V _{DD}	= 6 V		5	8	μΑ	
		SENSE2	VSENSE2 = V _{DD}	= 6 V		6	9		
		WDI	WDI = 0 V,	V _{DD} , = 6 V		-120	-170		
IL	Low-level input current	MR	$\overline{MR} = 0V$,	V _{DD} = 6 V		-430	-600	μΑ	
		SENSEn	VSENSE1,2 = 0 V		-1		1		
I _{DD}	Supply current						40	μΑ	
Ci	Input capacitance		$V_I = 0 V \text{ to } V_{DD}$			10		pF	

NOTES: 2. The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. t_r , $V_{DD} \ge 15 \,\mu\text{s/V}$.

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic 0.1 µF) should be placed close to the supply terminals.

TPS3305-18, TPS3305-25, TPS3305-33 DUAL PROCESSOR SUPERVISORS

SLVS198 - DECEMBER 1998

timing requirements at $\rm V_{DD}$ = 2.7 V to 6 V, $\rm R_L$ = 1 M Ω , $\rm C_L$ = 50 pF, $\rm T_A$ = 25 $^{\circ}C$

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
t _W Pulse width	SENSEn	V _{SENSENL} = V _{IT} -0.2 V,	V _{SENSEnH} = V _{IT+} +0.2 V	6			μs
	MR	V 0.7 × V	V = 0.3 × V.==	100			ns
	WDI	$V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD}$	100			ns

switching characteristics at V_DD = 2.7 V to 6 V, R_L = 1 M Ω , C_L = 50 pF, T_A = 25 °C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _t (out)			$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V,}}{MR} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	1.1	1.6	2.3	s
t _d	t _d Delay time		$\frac{V_{I(SENSEn)} \ge V_{IT+} + 0.2 \text{ V,}}{\overline{MR}} \ge 0.7 \times V_{DD}, \text{ See timing diagram}$	140	200	280	ms
tPHL	Propagation (delay) time, high-to-low level output	MR to RESET, MR to RESET	V _I (SENSEn) ≥ V _{IT+} +0.2 V,		200	500	20
^t PLH	Propagation (delay) time, low-to-high level output	MR to RESET, MR to RESET	$V_{IH} = 0.7 \times V_{DD}, V_{IL} = 0.3 \times V_{DD}$		200	500	ns
tPHL	Propagation (delay) time, high-to-low level output	SENSEn to RESET, SENSEn to RESET	V _{IH} = V _{IT+} +0.2 V, V _{IL} = V _{IT-} -0.2 V,		1	5	
^t PLH	Propagation (delay) time, low-to-high level output	SENSEn to RESET, SENSEn to RESET	$\overline{MR} \ge 0.7 \times V_{DD}$		1	ວ	μs

TYPICAL CHARACTERISTICS

85

NORMALIZED SENSE THRESHOLD VOLTAGE VS FREE-AIR TEMPERATURE AT VDD 1.005 1.004 1.003 1.002 1.001 1 0.999 0.998 0.997


Normalized Input Threshold Voltage – VIT(TA), VIT(25 $^\circ$ C)

0.996

0.995 └ -40

Figure 2

T_A - Free-Air Temperature - °C



SUPPLY CURRENT SUPPLY VOLTAGE 18 16 14 12 TPS3305-33 DD - Supply Current - μA 10 8 6 2 0 -2 -4 SENSEn = V_{DD} MR = Open -6 $T_A = 25^{\circ}C$ **_**8 -0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 7 V_{DD} - Supply Voltage - V Figure 3

MINIMUM PULSE DURATION AT SENSE vs THRESHOLD OVERDRIVE






Figure 5

 t_{W} – Minimum Pulse Duration at V_{Sense} – μ s


TYPICAL CHARACTERISTICS




LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT



HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT



LOW-LEVEL OUTPUT VOLTAGE




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated